aboutsummaryrefslogtreecommitdiff
path: root/sim/m32r/ChangeLog
diff options
context:
space:
mode:
authorDoug Evans <dje@google.com>1998-05-20 07:54:31 +0000
committerDoug Evans <dje@google.com>1998-05-20 07:54:31 +0000
commit6ebf4a955926365907f00b459402050ea7bfe5f9 (patch)
treeaebb76c3e29559900a128e8d689cbe5138585fb9 /sim/m32r/ChangeLog
parent6f1cadd0cef5355dc7a93a73a5da3b1940758b42 (diff)
downloadgdb-6ebf4a955926365907f00b459402050ea7bfe5f9.zip
gdb-6ebf4a955926365907f00b459402050ea7bfe5f9.tar.gz
gdb-6ebf4a955926365907f00b459402050ea7bfe5f9.tar.bz2
Zero bottom two bits of pc in jmp,jl insns.
* sem.c,sem-switch.c: Regenerate. * semx.c: Regenerate.
Diffstat (limited to 'sim/m32r/ChangeLog')
-rw-r--r--sim/m32r/ChangeLog8
1 files changed, 8 insertions, 0 deletions
diff --git a/sim/m32r/ChangeLog b/sim/m32r/ChangeLog
index d5eaba5..8f44ace 100644
--- a/sim/m32r/ChangeLog
+++ b/sim/m32r/ChangeLog
@@ -1,3 +1,11 @@
+Wed May 20 00:10:40 1998 Doug Evans <devans@seba.cygnus.com>
+
+ Zero bottom two bits of pc in jmp,jl insns.
+ * sem.c,sem-switch.c: Regenerate.
+start-sanitize-m32rx
+ * semx.c: Regenerate.
+end-sanitize-m32rx
+
Tue May 19 16:45:33 1998 Doug Evans <devans@seba.cygnus.com>
* sim-if.c (do_trap): Treat traps 2-15 as hardware does.