diff options
| author | Dave Brolley <brolley@redhat.com> | 2005-10-28 19:58:11 +0000 |
|---|---|---|
| committer | Dave Brolley <brolley@redhat.com> | 2005-10-28 19:58:11 +0000 |
| commit | 79e59fe67b4680a343d776c7e43e12ddfaf594ad (patch) | |
| tree | 3015388c9b2ba94b676954c0db5714a93df871f7 /sim/frv/cpu.h | |
| parent | fb53f5a81a23dd5fc2eac009274e90b9753e1f22 (diff) | |
| download | gdb-79e59fe67b4680a343d776c7e43e12ddfaf594ad.zip gdb-79e59fe67b4680a343d776c7e43e12ddfaf594ad.tar.gz gdb-79e59fe67b4680a343d776c7e43e12ddfaf594ad.tar.bz2 | |
2005-10-28 Dave Brolley <brolley@redhat.com>
* cpu.c,cpu.h,decode.c,decode.h,model.c,sem.c: Regenerate.
Contribute the following changes:
2003-09-29 Dave Brolley <brolley@redhat.com>
* frv-sim.h: Use CGEN_ATTR_VALUE_ENUM_TYPE in place of
CGEN_ATTR_VALUE_TYPE.
* mloop.in: Ditto.
* pipeline.c: Ditto.
* traps.c: Ditto.
Diffstat (limited to 'sim/frv/cpu.h')
| -rw-r--r-- | sim/frv/cpu.h | 10 |
1 files changed, 8 insertions, 2 deletions
diff --git a/sim/frv/cpu.h b/sim/frv/cpu.h index 006bb13..3107266 100644 --- a/sim/frv/cpu.h +++ b/sim/frv/cpu.h @@ -2,7 +2,7 @@ THIS FILE IS MACHINE GENERATED WITH CGEN. -Copyright 1996-2004 Free Software Foundation, Inc. +Copyright 1996-2005 Free Software Foundation, Inc. This file is part of the GNU simulators. @@ -18,7 +18,7 @@ GNU General Public License for more details. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., -59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. +51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */ @@ -36,6 +36,10 @@ with this program; if not, write to the Free Software Foundation, Inc., typedef struct { /* Hardware elements. */ struct { + /* relocation annotation */ + BI h_reloc_ann; +#define GET_H_RELOC_ANN() CPU (h_reloc_ann) +#define SET_H_RELOC_ANN(x) (CPU (h_reloc_ann) = (x)) /* program counter */ USI h_pc; #define GET_H_PC() CPU (h_pc) @@ -267,6 +271,8 @@ SET_H_SPR (((UINT) 281), TRUNCDISI ((x)));\ ;} while (0) /* Cover fns for register access. */ +BI frvbf_h_reloc_ann_get (SIM_CPU *); +void frvbf_h_reloc_ann_set (SIM_CPU *, BI); USI frvbf_h_pc_get (SIM_CPU *); void frvbf_h_pc_set (SIM_CPU *, USI); UQI frvbf_h_psr_imple_get (SIM_CPU *); |