diff options
| author | Andrew Cagney <cagney@redhat.com> | 1997-12-02 07:18:53 +0000 |
|---|---|---|
| committer | Andrew Cagney <cagney@redhat.com> | 1997-12-02 07:18:53 +0000 |
| commit | d294a657d50a41f1dcfe8c82f35f5eab27182731 (patch) | |
| tree | 19142a2edd651e8aa54e9ca843aee494c5a17d81 /sim/d10v/simops.c | |
| parent | 9420287ed25a0cc7ef77fcc95ccab3f13d4614e3 (diff) | |
| download | gdb-d294a657d50a41f1dcfe8c82f35f5eab27182731.zip gdb-d294a657d50a41f1dcfe8c82f35f5eab27182731.tar.gz gdb-d294a657d50a41f1dcfe8c82f35f5eab27182731.tar.bz2 | |
For "msbu", subtract unsigned product from ACC,
Test.
Diffstat (limited to 'sim/d10v/simops.c')
| -rw-r--r-- | sim/d10v/simops.c | 12 |
1 files changed, 8 insertions, 4 deletions
diff --git a/sim/d10v/simops.c b/sim/d10v/simops.c index e5a0825..64c8a33 100644 --- a/sim/d10v/simops.c +++ b/sim/d10v/simops.c @@ -1518,14 +1518,18 @@ OP_1800 () void OP_3800 () { - int64 tmp; + uint64 tmp; + uint32 src1; + uint32 src2; trace_input ("msbu", OP_ACCUM, OP_REG, OP_REG); - tmp = SEXT40 (State.regs[OP[1]] * State.regs[OP[2]]); + src1 = (uint16) State.regs[OP[1]]; + src2 = (uint16) State.regs[OP[2]]; + tmp = src1 * src2; if (State.FX) - tmp = SEXT40( (tmp << 1) & MASK40); + tmp = (tmp << 1); - State.a[OP[0]] = (SEXT40 (State.a[OP[0]]) - tmp) & MASK40; + State.a[OP[0]] = (State.a[OP[0]] - tmp) & MASK40; trace_output (OP_ACCUM); } |