aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v/ChangeLog
diff options
context:
space:
mode:
authorAndrew Cagney <cagney@redhat.com>1997-12-02 06:37:09 +0000
committerAndrew Cagney <cagney@redhat.com>1997-12-02 06:37:09 +0000
commit9420287ed25a0cc7ef77fcc95ccab3f13d4614e3 (patch)
tree5d79b9a18fecd4bad2d176e47e153fa34abf9b98 /sim/d10v/ChangeLog
parente8b925f1fd9364cb0b6ba485afe2ccdda86f271f (diff)
downloadgdb-9420287ed25a0cc7ef77fcc95ccab3f13d4614e3.zip
gdb-9420287ed25a0cc7ef77fcc95ccab3f13d4614e3.tar.gz
gdb-9420287ed25a0cc7ef77fcc95ccab3f13d4614e3.tar.bz2
For "mulxu", store unsigned product in ACC.
Test.
Diffstat (limited to 'sim/d10v/ChangeLog')
-rw-r--r--sim/d10v/ChangeLog1
1 files changed, 1 insertions, 0 deletions
diff --git a/sim/d10v/ChangeLog b/sim/d10v/ChangeLog
index d801cb2..b1a9568 100644
--- a/sim/d10v/ChangeLog
+++ b/sim/d10v/ChangeLog
@@ -2,6 +2,7 @@ Tue Dec 2 15:01:08 1997 Andrew Cagney <cagney@b1.cygnus.com>
* simops.c (OP_3A00): For "macu", perform multiply stage using 32
bit rather than 16 bit precision.
+ (OP_3C00): For "mulxu", store unsigned product in ACC.
Tue Dec 2 11:04:37 1997 Andrew Cagney <cagney@b1.cygnus.com>