aboutsummaryrefslogtreecommitdiff
path: root/sim/d10v/ChangeLog
diff options
context:
space:
mode:
authorNick Clifton <nickc@redhat.com>2016-03-18 14:44:27 +0000
committerNick Clifton <nickc@redhat.com>2016-03-18 14:46:42 +0000
commit4c0ca98e58fc409c93b41bb6c42f3e873db47725 (patch)
tree388dbe48bced6bf28901e7c93069c150f21bdc2d /sim/d10v/ChangeLog
parent941319d15194580a047484a53f232d374dc2d712 (diff)
downloadgdb-4c0ca98e58fc409c93b41bb6c42f3e873db47725.zip
gdb-4c0ca98e58fc409c93b41bb6c42f3e873db47725.tar.gz
gdb-4c0ca98e58fc409c93b41bb6c42f3e873db47725.tar.bz2
Fix code to check for illegal element numbers when accessing AArch64 vector registers in AArch64 sim.
* cpustate.c (GET_VEC_ELEMENT): Fix off by one error checking for an invalid element index. (SET_VEC_ELEMENT): Likewise.
Diffstat (limited to 'sim/d10v/ChangeLog')
0 files changed, 0 insertions, 0 deletions