aboutsummaryrefslogtreecommitdiff
path: root/sim/bfin/dv-bfin_pfmon.c
diff options
context:
space:
mode:
authorMike Frysinger <vapier@gentoo.org>2011-05-25 12:41:29 +0000
committerMike Frysinger <vapier@gentoo.org>2011-05-25 12:41:29 +0000
commitc43aadcaa6c1b7f5c853276b347fd46f67e8ba09 (patch)
tree36230ec348ef2ad558a39fd197d94c93bc4e03b7 /sim/bfin/dv-bfin_pfmon.c
parentdfb61fb66f2df32de3597c140f24f8caa53f8766 (diff)
downloadgdb-c43aadcaa6c1b7f5c853276b347fd46f67e8ba09.zip
gdb-c43aadcaa6c1b7f5c853276b347fd46f67e8ba09.tar.gz
gdb-c43aadcaa6c1b7f5c853276b347fd46f67e8ba09.tar.bz2
sim: bfin: add a performance monitor stub
No counters get updated, but there is enough here for software to poke things and work. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat (limited to 'sim/bfin/dv-bfin_pfmon.c')
-rw-r--r--sim/bfin/dv-bfin_pfmon.c155
1 files changed, 155 insertions, 0 deletions
diff --git a/sim/bfin/dv-bfin_pfmon.c b/sim/bfin/dv-bfin_pfmon.c
new file mode 100644
index 0000000..8b3e442
--- /dev/null
+++ b/sim/bfin/dv-bfin_pfmon.c
@@ -0,0 +1,155 @@
+/* Blackfin Performance Monitor model.
+
+ Copyright (C) 2010-2011 Free Software Foundation, Inc.
+ Contributed by Analog Devices, Inc.
+
+ This file is part of simulators.
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of the GNU General Public License as published by
+ the Free Software Foundation; either version 3 of the License, or
+ (at your option) any later version.
+
+ This program is distributed in the hope that it will be useful,
+ but WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ GNU General Public License for more details.
+
+ You should have received a copy of the GNU General Public License
+ along with this program. If not, see <http://www.gnu.org/licenses/>. */
+
+#include "config.h"
+
+#include "sim-main.h"
+#include "devices.h"
+#include "dv-bfin_pfmon.h"
+
+/* XXX: This is mostly a stub. */
+
+struct bfin_pfmon
+{
+ bu32 base;
+
+ /* Order after here is important -- matches hardware MMR layout. */
+ bu32 ctl;
+ bu32 _pad0[63];
+ bu32 cntr0, cntr1;
+};
+#define mmr_base() offsetof(struct bfin_pfmon, ctl)
+#define mmr_offset(mmr) (offsetof(struct bfin_pfmon, mmr) - mmr_base())
+
+static const char * const mmr_names[] =
+{
+ "PFCTL", [mmr_offset (cntr0)] = "PFCNTR0", "PFCNTR1",
+};
+#define mmr_name(off) (mmr_names[(off) / 4] ? : "<INV>")
+
+static unsigned
+bfin_pfmon_io_write_buffer (struct hw *me, const void *source, int space,
+ address_word addr, unsigned nr_bytes)
+{
+ struct bfin_pfmon *pfmon = hw_data (me);
+ bu32 mmr_off;
+ bu32 value;
+ bu32 *valuep;
+
+ value = dv_load_4 (source);
+ mmr_off = addr - pfmon->base;
+ valuep = (void *)((unsigned long)pfmon + mmr_base() + mmr_off);
+
+ HW_TRACE_WRITE ();
+
+ switch (mmr_off)
+ {
+ case mmr_offset(ctl):
+ case mmr_offset(cntr0):
+ case mmr_offset(cntr1):
+ *valuep = value;
+ break;
+ default:
+ dv_bfin_mmr_invalid (me, addr, nr_bytes, true);
+ break;
+ }
+
+ return nr_bytes;
+}
+
+static unsigned
+bfin_pfmon_io_read_buffer (struct hw *me, void *dest, int space,
+ address_word addr, unsigned nr_bytes)
+{
+ struct bfin_pfmon *pfmon = hw_data (me);
+ bu32 mmr_off;
+ bu32 value;
+ bu32 *valuep;
+
+ mmr_off = addr - pfmon->base;
+ valuep = (void *)((unsigned long)pfmon + mmr_base() + mmr_off);
+
+ HW_TRACE_READ ();
+
+ switch (mmr_off)
+ {
+ case mmr_offset(ctl):
+ case mmr_offset(cntr0):
+ case mmr_offset(cntr1):
+ value = *valuep;
+ break;
+ default:
+ while (1) /* Core MMRs -> exception -> doesn't return. */
+ dv_bfin_mmr_invalid (me, addr, nr_bytes, false);
+ break;
+ }
+
+ dv_store_4 (dest, value);
+
+ return nr_bytes;
+}
+
+static void
+attach_bfin_pfmon_regs (struct hw *me, struct bfin_pfmon *pfmon)
+{
+ address_word attach_address;
+ int attach_space;
+ unsigned attach_size;
+ reg_property_spec reg;
+
+ if (hw_find_property (me, "reg") == NULL)
+ hw_abort (me, "Missing \"reg\" property");
+
+ if (!hw_find_reg_array_property (me, "reg", 0, &reg))
+ hw_abort (me, "\"reg\" property must contain three addr/size entries");
+
+ hw_unit_address_to_attach_address (hw_parent (me),
+ &reg.address,
+ &attach_space, &attach_address, me);
+ hw_unit_size_to_attach_size (hw_parent (me), &reg.size, &attach_size, me);
+
+ if (attach_size != BFIN_COREMMR_PFMON_SIZE)
+ hw_abort (me, "\"reg\" size must be %#x", BFIN_COREMMR_PFMON_SIZE);
+
+ hw_attach_address (hw_parent (me),
+ 0, attach_space, attach_address, attach_size, me);
+
+ pfmon->base = attach_address;
+}
+
+static void
+bfin_pfmon_finish (struct hw *me)
+{
+ struct bfin_pfmon *pfmon;
+
+ pfmon = HW_ZALLOC (me, struct bfin_pfmon);
+
+ set_hw_data (me, pfmon);
+ set_hw_io_read_buffer (me, bfin_pfmon_io_read_buffer);
+ set_hw_io_write_buffer (me, bfin_pfmon_io_write_buffer);
+
+ attach_bfin_pfmon_regs (me, pfmon);
+}
+
+const struct hw_descriptor dv_bfin_pfmon_descriptor[] =
+{
+ {"bfin_pfmon", bfin_pfmon_finish,},
+ {NULL, NULL},
+};