aboutsummaryrefslogtreecommitdiff
path: root/sim/arm/wrapper.c
diff options
context:
space:
mode:
authorNick Clifton <nickc@redhat.com>2000-05-30 17:13:37 +0000
committerNick Clifton <nickc@redhat.com>2000-05-30 17:13:37 +0000
commitc1a72ffdd6aecb2880a7ea3a00234fd48142074c (patch)
tree856dd54c68fc6e81d5adcde3db2043fd1f859e26 /sim/arm/wrapper.c
parentac73857d8010f466a881cca261aec00a13e7512d (diff)
downloadgdb-c1a72ffdd6aecb2880a7ea3a00234fd48142074c.zip
gdb-c1a72ffdd6aecb2880a7ea3a00234fd48142074c.tar.gz
gdb-c1a72ffdd6aecb2880a7ea3a00234fd48142074c.tar.bz2
Add support for v4 SystemMode.
Diffstat (limited to 'sim/arm/wrapper.c')
-rw-r--r--sim/arm/wrapper.c8
1 files changed, 3 insertions, 5 deletions
diff --git a/sim/arm/wrapper.c b/sim/arm/wrapper.c
index 003dec6..8fca85d 100644
--- a/sim/arm/wrapper.c
+++ b/sim/arm/wrapper.c
@@ -205,13 +205,11 @@ sim_create_inferior (sd, abfd, argv, env)
else
ARMul_SetPC (state, 0); /* ??? */
-#if 1 /* JGS */
/* We explicitly select a processor capable of supporting the ARM
- 32bit mode, and then we force the simulated CPU into the 32bit
- User mode: */
+ 32bit mode. JGS */
ARMul_SelectProcessor (state, ARM600);
+ /* And then we force the simulated CPU into the 32bit User mode. */
ARMul_SetCPSR (state, USER32MODE);
-#endif
if (argv != NULL)
{
@@ -359,7 +357,7 @@ sim_open (kind, ptr, abfd, argv)
{
sim_kind = kind;
if (myname) free (myname);
- myname = xstrdup (argv[0]);
+ myname = (char *) xstrdup (argv[0]);
sim_callback = ptr;
/* Decide upon the endian-ness of the processor.