aboutsummaryrefslogtreecommitdiff
path: root/sim/ChangeLog
diff options
context:
space:
mode:
authorTristan Gingold <gingold@adacore.com>2009-11-12 15:17:42 +0000
committerTristan Gingold <gingold@adacore.com>2009-11-12 15:17:42 +0000
commit33bcfade88c909dad35b582bd8b0e6f9f5d1e395 (patch)
tree8c8efad74dc2abb07da9345f270d34d9605a3013 /sim/ChangeLog
parentf24fce77816b17011fdd159f529d1b2dceb4fdac (diff)
downloadgdb-33bcfade88c909dad35b582bd8b0e6f9f5d1e395.zip
gdb-33bcfade88c909dad35b582bd8b0e6f9f5d1e395.tar.gz
gdb-33bcfade88c909dad35b582bd8b0e6f9f5d1e395.tar.bz2
2009-11-12 Tristan Gingold <gingold@adacore.com>
* avr/interp.c (sim_load): Clear memory before loading.
Diffstat (limited to 'sim/ChangeLog')
-rw-r--r--sim/ChangeLog4
1 files changed, 4 insertions, 0 deletions
diff --git a/sim/ChangeLog b/sim/ChangeLog
index 6a5e74e..18f555c 100644
--- a/sim/ChangeLog
+++ b/sim/ChangeLog
@@ -1,3 +1,7 @@
+2009-11-12 Tristan Gingold <gingold@adacore.com>
+
+ * avr/interp.c (sim_load): Clear memory before loading.
+
2009-11-09 Tristan Gingold <gingold@adacore.com>
* avr/interp.c (sim_resume): Fix typo for OP_ret.