aboutsummaryrefslogtreecommitdiff
path: root/opcodes
diff options
context:
space:
mode:
authorJeff Law <law@redhat.com>1997-02-13 23:31:53 +0000
committerJeff Law <law@redhat.com>1997-02-13 23:31:53 +0000
commit9bd0068fc829150eaf68f61fbcf6209b88bbd1ca (patch)
treeae599413e0fbd5c9cb9238b52b0f322fc95bc137 /opcodes
parentf8cc5c612ec542960df0039218f013d6fdf378ae (diff)
downloadgdb-9bd0068fc829150eaf68f61fbcf6209b88bbd1ca.zip
gdb-9bd0068fc829150eaf68f61fbcf6209b88bbd1ca.tar.gz
gdb-9bd0068fc829150eaf68f61fbcf6209b88bbd1ca.tar.bz2
* mn10200-opc.c (IMM16_PCREL): This is a signed operand.
(IMM24_PCREL): Likewise. Fixes bugs exposed by disassembler testsuite.
Diffstat (limited to 'opcodes')
-rw-r--r--opcodes/ChangeLog5
-rw-r--r--opcodes/mn10200-opc.c4
2 files changed, 7 insertions, 2 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 4c1180f..560822c 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,8 @@
+Thu Feb 13 16:30:02 1997 Jeffrey A Law (law@cygnus.com)
+
+ * mn10200-opc.c (IMM16_PCREL): This is a signed operand.
+ (IMM24_PCREL): Likewise.
+
Thu Feb 13 13:28:43 1997 Ian Lance Taylor <ian@cygnus.com>
* mips-dis.c (print_mips16_insn_arg): Use memaddr - 2 as the base
diff --git a/opcodes/mn10200-opc.c b/opcodes/mn10200-opc.c
index 999d7cf..2fb71bf 100644
--- a/opcodes/mn10200-opc.c
+++ b/opcodes/mn10200-opc.c
@@ -68,7 +68,7 @@ const struct mn10200_operand mn10200_operands[] = {
/* 16 bit pc-relative immediate which may promote to a 16bit
pc-relative immediate. */
#define IMM16_PCREL (IMM16+1)
- {16, 0, MN10200_OPERAND_PCREL | MN10200_OPERAND_RELAX},
+ {16, 0, MN10200_OPERAND_PCREL | MN10200_OPERAND_RELAX | MN10200_OPERAND_SIGNED},
/* 16bit unsigned dispacement in a memory operation which
may promote to a 32bit displacement. */
@@ -83,7 +83,7 @@ const struct mn10200_operand mn10200_operands[] = {
/* 32bit pc-relative offset. */
#define IMM24_PCREL (IMM24+1)
- {24, 0, MN10200_OPERAND_EXTENDED | MN10200_OPERAND_PCREL},
+ {24, 0, MN10200_OPERAND_EXTENDED | MN10200_OPERAND_PCREL | MN10200_OPERAND_SIGNED},
/* 32bit memory offset. */
#define IMM24_MEM (IMM24_PCREL+1)