diff options
author | H.J. Lu <hjl.tools@gmail.com> | 2020-06-14 05:18:35 -0700 |
---|---|---|
committer | H.J. Lu <hjl.tools@gmail.com> | 2020-06-14 05:18:35 -0700 |
commit | efe30057d2fcf875e39efbe6cc2a6271decbbd2e (patch) | |
tree | 57c363a1af13faaa347c80ae7fec6662ff2def03 /opcodes | |
parent | 83015056b2bdfb53e4b4d59ffbb3574fc5dffd88 (diff) | |
download | gdb-efe30057d2fcf875e39efbe6cc2a6271decbbd2e.zip gdb-efe30057d2fcf875e39efbe6cc2a6271decbbd2e.tar.gz gdb-efe30057d2fcf875e39efbe6cc2a6271decbbd2e.tar.bz2 |
x86: Correct xsusldtrk mnemonic
The correct mnemonic is xsusldtrk, not xsuspldtrk.
gas/
PR gas/26115
* testsuite/gas/i386/tsxldtrk.d: Replace xsuspldtrk with
xsusldtrk.
* testsuite/gas/i386/tsxldtrk.s: Likewise.
* testsuite/gas/i386/x86-64-tsxldtrk.d: Likewise.
* testsuite/gas/i386/x86-64-tsxldtrk.s: Likewise.
opcodes/
PR gas/26115
* i386-dis.c (prefix_table): Replace xsuspldtrk with xsusldtrk.
* i386-opc.tbl: Likewise.
* i386-tbl.h: Regenerated.
Diffstat (limited to 'opcodes')
-rw-r--r-- | opcodes/ChangeLog | 7 | ||||
-rw-r--r-- | opcodes/i386-dis.c | 2 | ||||
-rw-r--r-- | opcodes/i386-opc.tbl | 2 | ||||
-rw-r--r-- | opcodes/i386-tbl.h | 2 |
4 files changed, 10 insertions, 3 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index d8fd4f7..a6adf71 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,10 @@ +2020-06-14 H.J. Lu <hongjiu.lu@intel.com> + + PR gas/26115 + * i386-dis.c (prefix_table): Replace xsuspldtrk with xsusldtrk. + * i386-opc.tbl: Likewise. + * i386-tbl.h: Regenerated. + 2020-06-12 Nelson Chu <nelson.chu@sifive.com> * riscv-opc.c (priv_specs): Remove v1.9 and PRIV_SPEC_CLASS_1P9. diff --git a/opcodes/i386-dis.c b/opcodes/i386-dis.c index 74c580c..441866d 100644 --- a/opcodes/i386-dis.c +++ b/opcodes/i386-dis.c @@ -3591,7 +3591,7 @@ static const struct dis386 prefix_table[][4] = { { "serialize", { Skip_MODRM }, PREFIX_OPCODE }, { "setssbsy", { Skip_MODRM }, PREFIX_OPCODE }, { Bad_Opcode }, - { "xsuspldtrk", { Skip_MODRM }, PREFIX_OPCODE }, + { "xsusldtrk", { Skip_MODRM }, PREFIX_OPCODE }, }, /* PREFIX_0F01_REG_5_MOD_3_RM_1 */ diff --git a/opcodes/i386-opc.tbl b/opcodes/i386-opc.tbl index 92cc9ba..af28e21 100644 --- a/opcodes/i386-opc.tbl +++ b/opcodes/i386-opc.tbl @@ -4085,7 +4085,7 @@ serialize, 0, 0x0f01e8, None, 3, CpuSERIALIZE, No_bSuf|No_wSuf|No_lSuf|No_sSuf|N // TSXLDTRK instructions. -xsuspldtrk, 0, 0xf20f01e8, None, 3, CpuTSXLDTRK, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 } +xsusldtrk, 0, 0xf20f01e8, None, 3, CpuTSXLDTRK, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 } xresldtrk, 0, 0xf20f01e9, None, 3, CpuTSXLDTRK, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 } // TSXLDTRK instructions end. diff --git a/opcodes/i386-tbl.h b/opcodes/i386-tbl.h index 7fd694d..5bcefc6 100644 --- a/opcodes/i386-tbl.h +++ b/opcodes/i386-tbl.h @@ -59404,7 +59404,7 @@ const insn_template i386_optab[] = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, { { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } } } }, - { "xsuspldtrk", 0xf20f01e8, None, 3, 0, + { "xsusldtrk", 0xf20f01e8, None, 3, 0, { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, |