aboutsummaryrefslogtreecommitdiff
path: root/opcodes
diff options
context:
space:
mode:
authorNick Clifton <nickc@redhat.com>2013-03-08 17:25:12 +0000
committerNick Clifton <nickc@redhat.com>2013-03-08 17:25:12 +0000
commit87a8d6cbe0768ba278220a71b2ecb02e441f7403 (patch)
tree14db34d809a65a4cc794bfec962f5891f83fed33 /opcodes
parentabb3f6cca7cd9d8ab574d252cab8e64928d7c40f (diff)
downloadgdb-87a8d6cbe0768ba278220a71b2ecb02e441f7403.zip
gdb-87a8d6cbe0768ba278220a71b2ecb02e441f7403.tar.gz
gdb-87a8d6cbe0768ba278220a71b2ecb02e441f7403.tar.bz2
PR binutils/15241
* lm32.cpu (Control and status registers): Add CFG2, PSW, TLBVADDR, TLBPADDR and TLBBADVADDR. * lm32-desc.c: Regenerate.
Diffstat (limited to 'opcodes')
-rw-r--r--opcodes/ChangeLog4
-rw-r--r--opcodes/lm32-desc.c9
2 files changed, 11 insertions, 2 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 8ec6e82..f311e1d 100644
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,7 @@
+2013-03-08 Yann Sionneau <yann.sionneau@gmail.com>
+
+ * lm32-desc.c: Regenerate.
+
2013-03-01 H.J. Lu <hongjiu.lu@intel.com>
* i386-reg.tbl (riz): Add RegRex64.
diff --git a/opcodes/lm32-desc.c b/opcodes/lm32-desc.c
index b7420eb..3f6adab 100644
--- a/opcodes/lm32-desc.c
+++ b/opcodes/lm32-desc.c
@@ -185,6 +185,7 @@ static CGEN_KEYWORD_ENTRY lm32_cgen_opval_h_csr_entries[] =
{ "EBA", 7, {0, {{{0, 0}}}}, 0, 0 },
{ "DC", 8, {0, {{{0, 0}}}}, 0, 0 },
{ "DEBA", 9, {0, {{{0, 0}}}}, 0, 0 },
+ { "CFG2", 10, {0, {{{0, 0}}}}, 0, 0 },
{ "JTX", 14, {0, {{{0, 0}}}}, 0, 0 },
{ "JRX", 15, {0, {{{0, 0}}}}, 0, 0 },
{ "BP0", 16, {0, {{{0, 0}}}}, 0, 0 },
@@ -194,13 +195,17 @@ static CGEN_KEYWORD_ENTRY lm32_cgen_opval_h_csr_entries[] =
{ "WP0", 24, {0, {{{0, 0}}}}, 0, 0 },
{ "WP1", 25, {0, {{{0, 0}}}}, 0, 0 },
{ "WP2", 26, {0, {{{0, 0}}}}, 0, 0 },
- { "WP3", 27, {0, {{{0, 0}}}}, 0, 0 }
+ { "WP3", 27, {0, {{{0, 0}}}}, 0, 0 },
+ { "PSW", 29, {0, {{{0, 0}}}}, 0, 0 },
+ { "TLBVADDR", 30, {0, {{{0, 0}}}}, 0, 0 },
+ { "TLBPADDR", 31, {0, {{{0, 0}}}}, 0, 0 },
+ { "TLBBADVADDR", 31, {0, {{{0, 0}}}}, 0, 0 }
};
CGEN_KEYWORD lm32_cgen_opval_h_csr =
{
& lm32_cgen_opval_h_csr_entries[0],
- 20,
+ 25,
0, 0, 0, 0, ""
};