aboutsummaryrefslogtreecommitdiff
path: root/opcodes/m32c-asm.c
diff options
context:
space:
mode:
authorTsukasa OI <research_trasio@irq.a4lg.com>2023-08-30 01:04:42 +0000
committerTsukasa OI <research_trasio@irq.a4lg.com>2023-08-30 04:00:40 +0000
commitfe0f44a0caf59db09ad4bc16a46926aba96ce60d (patch)
tree745bdcb298f35b3441dfc52ea3455fb225e15b49 /opcodes/m32c-asm.c
parentaa1e22eb8d685d456469f3da7933f9215b4d79ef (diff)
downloadgdb-fe0f44a0caf59db09ad4bc16a46926aba96ce60d.zip
gdb-fe0f44a0caf59db09ad4bc16a46926aba96ce60d.tar.gz
gdb-fe0f44a0caf59db09ad4bc16a46926aba96ce60d.tar.bz2
RISC-V: Make XVentanaCondOps RV64 only
Although XVentanaCondOps instructions are XLEN-agonistic, Ventana's manual only defines them only for RV64 (because all Ventana's processors implement RV64). This commit limits XVentanaCondOps instructions RV64-only to match the behavior of the manual and LLVM. Note that this commit alone will not make XVentanaCondOps extension with RV32 invalid (it just makes XVentanaCondOps on RV32 empty). opcodes/ChangeLog: * riscv-opc.c (riscv_opcodes): Restrict "vt.maskc" and "vt.maskcn" to XLEN=64. gas/ChangeLog: * testsuite/gas/riscv/x-ventana-condops-32.d: New failure test. * testsuite/gas/riscv/x-ventana-condops-32.l: Likewise.
Diffstat (limited to 'opcodes/m32c-asm.c')
0 files changed, 0 insertions, 0 deletions