aboutsummaryrefslogtreecommitdiff
path: root/opcodes/lm32-dis.c
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2020-04-28 04:15:05 -0700
committerMax Filippov <jcmvbkbc@gmail.com>2020-04-29 18:31:32 -0700
commit935f1f4ba35dc018ec6adbc1ba5f0787c84f273b (patch)
tree22af1878042971f615dbaa26714db5f1fa108c9c /opcodes/lm32-dis.c
parentffc2844e9672ce4b2d9d2a4f6f676a46f64f4d09 (diff)
downloadgdb-935f1f4ba35dc018ec6adbc1ba5f0787c84f273b.zip
gdb-935f1f4ba35dc018ec6adbc1ba5f0787c84f273b.tar.gz
gdb-935f1f4ba35dc018ec6adbc1ba5f0787c84f273b.tar.bz2
xtensa: gas: support optional immediate simcall parameter
Starting with RH.0 release Xtensa ISA adds immediate parameter to simcall opcode. For assembly source compatibility treat "simcall" instruction without parameter as "simcall 0" when parameter is required. 2020-04-29 Max Filippov <jcmvbkbc@gmail.com> gas/ * config/tc-xtensa.c (XTENSA_MARCH_EARLIEST): Define macro as 0 if it's not defined. (microarch_earliest): New static variable. (xg_translate_idioms): Translate "simcall" to "simcall 0" when simcall opcode has mandatory parameter. (xg_init_global_config): Initialize microarch_earliest.
Diffstat (limited to 'opcodes/lm32-dis.c')
0 files changed, 0 insertions, 0 deletions