aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ia64-dis.c
diff options
context:
space:
mode:
authorH.J. Lu <hjl.tools@gmail.com>2007-11-14 22:31:54 +0000
committerH.J. Lu <hjl.tools@gmail.com>2007-11-14 22:31:54 +0000
commit4f8631b1d4f2b34021d2e4827a3d392684f3243d (patch)
tree8cdf13f448702ed652ca12cc7677a581c1f45228 /opcodes/ia64-dis.c
parent07f397aba39f619db4fdce42c9e91cb07dd4dc68 (diff)
downloadgdb-4f8631b1d4f2b34021d2e4827a3d392684f3243d.zip
gdb-4f8631b1d4f2b34021d2e4827a3d392684f3243d.tar.gz
gdb-4f8631b1d4f2b34021d2e4827a3d392684f3243d.tar.bz2
gas/
2007-11-14 Tristan Gingold <gingold@adacore.com> * config/tc-ia64.c (AR_RUC): Defined. (ar): Add "ar.ruc". (specify_resource): Handle AR_RUC like AR_ITC. gas/testsuite/ 2007-11-14 H.J. Lu <hongjiu.lu@intel.com> * gas/ia64/dv-raw-err.s: Add tests for ar.ruc. * gas/ia64/dv-waw-err.s: Likewise. * gas/ia64/invalid-ar.s: Likewise. * gas/ia64/regs.s: Add tests for ar.ruc and ar44. * gas/ia64/dv-raw-err.l: Updated. * gas/ia64/dv-waw-err.l: Likewise. * gas/ia64/invalid-ar.l: Likewise. * gas/ia64/regs.d: Likewise. opcodes/ 2007-11-14 H.J. Lu <hongjiu.lu@intel.com> * ia64-ic.tbl: Updated for Itanium 9100 series. * ia64-raw.tbl: Likewise. * ia64-waw.tbl: Likewise. * ia64-asmtab.c: Regenerated. 2007-11-14 Tristan Gingold <gingold@adacore.com> * ia64-dis.c (print_insn_ia64): Handle ar.ruc. * ia64-gen.c (lookup_regindex): Likewise.
Diffstat (limited to 'opcodes/ia64-dis.c')
-rw-r--r--opcodes/ia64-dis.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/opcodes/ia64-dis.c b/opcodes/ia64-dis.c
index 23b07a3..45910e9 100644
--- a/opcodes/ia64-dis.c
+++ b/opcodes/ia64-dis.c
@@ -205,6 +205,7 @@ print_insn_ia64 (bfd_vma memaddr, struct disassemble_info *info)
case 36: strcpy (regname, "ar.unat"); break;
case 40: strcpy (regname, "ar.fpsr"); break;
case 44: strcpy (regname, "ar.itc"); break;
+ case 45: strcpy (regname, "ar.ruc"); break;
case 64: strcpy (regname, "ar.pfs"); break;
case 65: strcpy (regname, "ar.lc"); break;
case 66: strcpy (regname, "ar.ec"); break;