aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-gen.c
diff options
context:
space:
mode:
authorIlya Tocar <ilya.tocar@intel.com>2014-11-17 14:19:41 +0300
committerH.J. Lu <hjl.tools@gmail.com>2014-11-17 05:56:37 -0800
commitc5e7287a1a245a2043352e0db9c731fb7e31a90f (patch)
tree39d2c835943b95a01a9cb552d993ace4554091dc /opcodes/i386-gen.c
parenta267f3ad3f8c3f76f46ed006ac11a88426414339 (diff)
downloadgdb-c5e7287a1a245a2043352e0db9c731fb7e31a90f.zip
gdb-c5e7287a1a245a2043352e0db9c731fb7e31a90f.tar.gz
gdb-c5e7287a1a245a2043352e0db9c731fb7e31a90f.tar.bz2
Add clwb instruction
gas/ * config/tc-i386.c (cpu_arch): Add .clwb. * doc/c-i386.texi: Document it. opcodes/ * i386-dis.c (PREFIX enum): Add PREFIX_0FAE_REG_6. (prefix_table): Add clwb. * i386-gen.c (cpu_flag_init): Add CPU_CLWB_FLAGS. (cpu_flags): Add CpuCLWB. * i386-opc.h (enum): Add CpuCLWB. (i386_cpu_flags): Add cpuclwb. * i386-opc.tbl: Add clwb. * i386-init.h: Regenerated. * i386-tbl.h: Likewise. gas/testsuite/ * gas/i386/i386.exp: Run new tests. * gas/i386/clwb-intel.d: New file. * gas/i386/clwb.d: Likewise. * gas/i386/clwb.s: Likewise. * gas/i386/x86-64-clwb-intel.d: Likewise. * gas/i386/x86-64-clwb.d: Likewise. * gas/i386/x86-64-clwb.s: Likewise.
Diffstat (limited to 'opcodes/i386-gen.c')
-rw-r--r--opcodes/i386-gen.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/opcodes/i386-gen.c b/opcodes/i386-gen.c
index b029c1e..9490b01 100644
--- a/opcodes/i386-gen.c
+++ b/opcodes/i386-gen.c
@@ -237,6 +237,8 @@ static initializer cpu_flag_init[] =
"CpuMMX|CpuSSE|CpuSSE2|CpuSSE3|CpuSSSE3|CpuSSE4_1|CpuSSE4_2|CpuAVX|CpuAVX2|CpuAVX512F|CpuAVX512BW" },
{ "CPU_AVX512VL_FLAGS",
"CpuMMX|CpuSSE|CpuSSE2|CpuSSE3|CpuSSSE3|CpuSSE4_1|CpuSSE4_2|CpuAVX|CpuAVX2|CpuAVX512F|CpuAVX512VL" },
+ { "CPU_CLWB_FLAGS",
+ "CpuCLWB" },
};
static initializer operand_type_init[] =
@@ -433,6 +435,7 @@ static bitfield cpu_flags[] =
BITFIELD (CpuXSAVEC),
BITFIELD (CpuPREFETCHWT1),
BITFIELD (CpuSE1),
+ BITFIELD (CpuCLWB),
BITFIELD (Cpu64),
BITFIELD (CpuNo64),
BITFIELD (CpuMPX),