aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-gen.c
diff options
context:
space:
mode:
authorIlya Tocar <ilya.tocar@intel.com>2014-04-03 16:40:04 +0400
committerH.J. Lu <hjl.tools@gmail.com>2014-04-04 08:24:47 -0700
commit2cf200a4c8a850e6f696e572ea03f340eae97c8a (patch)
tree8828a6b643d1568b47b5720a43a41a99dc6695b2 /opcodes/i386-gen.c
parent26954155a64f1a6a24b96213a8ee2f5390e649c6 (diff)
downloadgdb-2cf200a4c8a850e6f696e572ea03f340eae97c8a.zip
gdb-2cf200a4c8a850e6f696e572ea03f340eae97c8a.tar.gz
gdb-2cf200a4c8a850e6f696e572ea03f340eae97c8a.tar.bz2
Add support for Intel SGX instructions
Add Intel SGX instructions support to assembler and disassembler. gas/ * config/tc-i386.c (cpu_arch): Add .se1. * doc/c-i386.texi: Document .se1/se1. gas/testsuite/ * gas/i386/i386.exp: Run SE1 tests. * gas/i386/se1.d: New file. * gas/i386/se1.s: Ditto. * gas/i386/x86-64-se1.d: Ditto. * gas/i386/x86-64-se1.s: Ditto. opcodes/ * i386-dis.c (rm_table): Add encls, enclu. * i386-gen.c (cpu_flag_init): Add CPU_SE1_FLAGS, (cpu_flags): Add CpuSE1. * i386-opc.h (enum): Add CpuSE1. (i386_cpu_flags): Add cpuse1. * i386-opc.tbl: Add encls, enclu. * i386-init.h: Regenerated. * i386-tbl.h: Likewise.
Diffstat (limited to 'opcodes/i386-gen.c')
-rw-r--r--opcodes/i386-gen.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/opcodes/i386-gen.c b/opcodes/i386-gen.c
index 77fb591..1856137 100644
--- a/opcodes/i386-gen.c
+++ b/opcodes/i386-gen.c
@@ -229,6 +229,8 @@ static initializer cpu_flag_init[] =
"CpuXSAVEC" },
{ "CPU_PREFETCHWT1_FLAGS",
"CpuPREFETCHWT1" },
+ { "CPU_SE1_FLAGS",
+ "CpuSE1" },
};
static initializer operand_type_init[] =
@@ -421,6 +423,7 @@ static bitfield cpu_flags[] =
BITFIELD (CpuXSAVES),
BITFIELD (CpuXSAVEC),
BITFIELD (CpuPREFETCHWT1),
+ BITFIELD (CpuSE1),
BITFIELD (Cpu64),
BITFIELD (CpuNo64),
BITFIELD (CpuMPX),