aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-dis.c
diff options
context:
space:
mode:
authorJan Beulich <jbeulich@novell.com>2018-03-08 08:33:06 +0100
committerJan Beulich <jbeulich@suse.com>2018-03-08 08:33:06 +0100
commitd53e6b98a2599ba4ce6ad14f711b76e44a32eea5 (patch)
treec72b0b63b8eb7777583af718c0075516090ec369 /opcodes/i386-dis.c
parenta477a8c4f4f7e827d32abc1fbb45bdb3c37cff09 (diff)
downloadgdb-d53e6b98a2599ba4ce6ad14f711b76e44a32eea5.zip
gdb-d53e6b98a2599ba4ce6ad14f711b76e44a32eea5.tar.gz
gdb-d53e6b98a2599ba4ce6ad14f711b76e44a32eea5.tar.bz2
x86/Intel: correct disassembly of fsub*/fdiv*
fsub/fsubr/fsubp/fsubrp as well as fdiv/fdivr/fdivp/fdivrp disassembly should match (a) the Intel SDM and (b) respective input fed to gas (both of course with the exception of when we intentionally convert bogus insns, accompanied by a warning).
Diffstat (limited to 'opcodes/i386-dis.c')
-rw-r--r--opcodes/i386-dis.c16
1 files changed, 8 insertions, 8 deletions
diff --git a/opcodes/i386-dis.c b/opcodes/i386-dis.c
index 13ae4ca..be2fd8a 100644
--- a/opcodes/i386-dis.c
+++ b/opcodes/i386-dis.c
@@ -13737,10 +13737,10 @@ static const struct dis386 float_reg[][8] = {
{ "fmul", { STi, ST }, 0 },
{ Bad_Opcode },
{ Bad_Opcode },
- { "fsub!M", { STi, ST }, 0 },
- { "fsubM", { STi, ST }, 0 },
- { "fdiv!M", { STi, ST }, 0 },
- { "fdivM", { STi, ST }, 0 },
+ { "fsub{!M|r}", { STi, ST }, 0 },
+ { "fsub{M|}", { STi, ST }, 0 },
+ { "fdiv{!M|r}", { STi, ST }, 0 },
+ { "fdiv{M|}", { STi, ST }, 0 },
},
/* dd */
{
@@ -13759,10 +13759,10 @@ static const struct dis386 float_reg[][8] = {
{ "fmulp", { STi, ST }, 0 },
{ Bad_Opcode },
{ FGRPde_3 },
- { "fsub!Mp", { STi, ST }, 0 },
- { "fsubMp", { STi, ST }, 0 },
- { "fdiv!Mp", { STi, ST }, 0 },
- { "fdivMp", { STi, ST }, 0 },
+ { "fsub{!M|r}p", { STi, ST }, 0 },
+ { "fsub{M|}p", { STi, ST }, 0 },
+ { "fdiv{!M|r}p", { STi, ST }, 0 },
+ { "fdiv{M|}p", { STi, ST }, 0 },
},
/* df */
{