diff options
| author | Igor Tsimbalist <igor.v.tsimbalist@intel.com> | 2018-01-23 19:56:30 +0300 |
|---|---|---|
| committer | Igor Tsimbalist <igor.v.tsimbalist@intel.com> | 2018-01-23 20:09:35 +0300 |
| commit | be3a8dca2d7241878302ca55f45129d532b6f746 (patch) | |
| tree | 8466b4e7555c4c5c3923a92984c9875b18e609d1 /opcodes/i386-dis.c | |
| parent | 3233d7d074e59b83f68a22071cff597f00d5ae81 (diff) | |
| download | gdb-be3a8dca2d7241878302ca55f45129d532b6f746.zip gdb-be3a8dca2d7241878302ca55f45129d532b6f746.tar.gz gdb-be3a8dca2d7241878302ca55f45129d532b6f746.tar.bz2 | |
Enable Intel PCONFIG instruction.
Intel has disclosed a set of new instructions for Icelake processor.
The spec is
https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf
This patch enables Intel PCONFIG instruction.
gas/
* config/tc-i386.c (cpu_arch): Add .pconfig.
* doc/c-i386.texi: Document .pconfig.
* testsuite/gas/i386/i386.exp: Add PCONFIG tests.
* testsuite/gas/i386/pconfig-intel.d: New test.
* testsuite/gas/i386/pconfig.d: Likewise.
* testsuite/gas/i386/pconfig.s: Likewise.
* testsuite/gas/i386/x86-64-pconfig-intel.d: Likewise.
* testsuite/gas/i386/x86-64-pconfig.d: Likewise.
* testsuite/gas/i386/x86-64-pconfig.s: Likewise.
opcodes/
* i386-dis.c (enum): Add pconfig.
* i386-gen.c (cpu_flag_init): Add CPU_PCONFIG_FLAGS.
(cpu_flags): Add CpuPCONFIG.
* i386-opc.h (enum): Add CpuPCONFIG.
(i386_cpu_flags): Add cpupconfig.
* i386-opc.tbl: Add PCONFIG instruction.
* i386-init.h: Regenerate.
* i386-tbl.h: Likewise.
Diffstat (limited to 'opcodes/i386-dis.c')
| -rw-r--r-- | opcodes/i386-dis.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/opcodes/i386-dis.c b/opcodes/i386-dis.c index 6154924..13ae4ca 100644 --- a/opcodes/i386-dis.c +++ b/opcodes/i386-dis.c @@ -12259,6 +12259,7 @@ static const struct dis386 rm_table[][8] = { { "vmlaunch", { Skip_MODRM }, 0 }, { "vmresume", { Skip_MODRM }, 0 }, { "vmxoff", { Skip_MODRM }, 0 }, + { "pconfig", { Skip_MODRM }, 0 }, }, { /* RM_0F01_REG_1 */ |