aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-dis-evex.h
diff options
context:
space:
mode:
authorIgor Tsimbalist <igor.v.tsimbalist@intel.com>2017-10-20 23:35:45 +0300
committerIgor Tsimbalist <igor.v.tsimbalist@intel.com>2017-10-23 15:58:18 +0300
commit8dcf1fadf2b0763962639fc5dcedc1892e502265 (patch)
tree9e26cf3963d19ba67cbd8c767d6aa5247902e823 /opcodes/i386-dis-evex.h
parent48521003d5300e1390d78dbbcae83febe5808aaf (diff)
downloadgdb-8dcf1fadf2b0763962639fc5dcedc1892e502265.zip
gdb-8dcf1fadf2b0763962639fc5dcedc1892e502265.tar.gz
gdb-8dcf1fadf2b0763962639fc5dcedc1892e502265.tar.bz2
Enable Intel VAES instructions.
Intel has disclosed a set of new instructions. The spec is https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf gas/ * config/tc-i386.c (cpu_arch): Add VAES. * doc/c-i386.texi: Document VAES. * testsuite/gas/i386/i386.exp: Run VAES tests. * testsuite/gas/i386/avx512f_vaes-intel.d: New test. * testsuite/gas/i386/avx512f_vaes-wig.s: Ditto. * testsuite/gas/i386/avx512f_vaes-wig1-intel.d: Ditto. * testsuite/gas/i386/avx512f_vaes-wig1.d: Ditto. * testsuite/gas/i386/avx512f_vaes.d: Ditto. * testsuite/gas/i386/avx512f_vaes.s: Ditto. * testsuite/gas/i386/avx512vl_vaes-intel.d: Ditto. * testsuite/gas/i386/avx512vl_vaes-wig.s: Ditto. * testsuite/gas/i386/avx512vl_vaes-wig1-intel.d: Ditto. * testsuite/gas/i386/avx512vl_vaes-wig1.d: Ditto. * testsuite/gas/i386/avx512vl_vaes.d: Ditto. * testsuite/gas/i386/avx512vl_vaes.s: Ditto. * testsuite/gas/i386/vaes-intel.d: Ditto. * testsuite/gas/i386/vaes.d: Ditto. * testsuite/gas/i386/vaes.s: Ditto. * testsuite/gas/i386/x86-64-avx512f_vaes-intel.d: Ditto. * testsuite/gas/i386/x86-64-avx512f_vaes-wig.s: Ditto. * testsuite/gas/i386/x86-64-avx512f_vaes-wig1-intel.d: Ditto. * testsuite/gas/i386/x86-64-avx512f_vaes-wig1.d: Ditto. * testsuite/gas/i386/x86-64-avx512f_vaes.d: Ditto. * testsuite/gas/i386/x86-64-avx512f_vaes.s: Ditto. * testsuite/gas/i386/x86-64-avx512vl_vaes-intel.d: Ditto. * testsuite/gas/i386/x86-64-avx512vl_vaes-wig.s: Ditto. * testsuite/gas/i386/x86-64-avx512vl_vaes-wig1-intel.d: Ditto. * testsuite/gas/i386/x86-64-avx512vl_vaes-wig1.d: Ditto. * testsuite/gas/i386/x86-64-avx512vl_vaes.d: Ditto. * testsuite/gas/i386/x86-64-avx512vl_vaes.s: Ditto. * testsuite/gas/i386/x86-64-vaes-intel.d: Ditto. * testsuite/gas/i386/x86-64-vaes.d: Ditto. * testsuite/gas/i386/x86-64-vaes.s: Ditto. opcodes/ * i386-dis.c (enum): Add PREFIX_EVEX_0F38DC, PREFIX_EVEX_0F38DD, PREFIX_EVEX_0F38DE, PREFIX_EVEX_0F38DF. (enum): Remove VEX_LEN_0F38DC_P_2, VEX_LEN_0F38DD_P_2, VEX_LEN_0F38DE_P_2, VEX_LEN_0F38DF_P_2. (vex_len_table): Ditto. (enum): Remove VEX_W_0F38DC_P_2, VEX_W_0F38DD_P_2, VEX_W_0F38DE_P_2, VEX_W_0F38DF_P_2. (vew_w_table): Ditto. (prefix_table): Adjust instructions (see prefixes above). * i386-dis-evex.h (evex_table): Add new instructions (see prefixes above). * i386-gen.c (cpu_flag_init): Add VAES. (bitfield_cpu_flags): Ditto. * i386-opc.h (enum): Ditto. (i386_cpu_flags): Ditto. * i386-opc.tbl (vaes{enc,dec}{last,}): New instructions. * i386-init.h: Regenerate. * i386-tbl.h: Ditto.
Diffstat (limited to 'opcodes/i386-dis-evex.h')
-rw-r--r--opcodes/i386-dis-evex.h33
1 files changed, 29 insertions, 4 deletions
diff --git a/opcodes/i386-dis-evex.h b/opcodes/i386-dis-evex.h
index 9df14db..e72c472 100644
--- a/opcodes/i386-dis-evex.h
+++ b/opcodes/i386-dis-evex.h
@@ -542,10 +542,10 @@ static const struct dis386 evex_table[][256] = {
{ Bad_Opcode },
{ Bad_Opcode },
{ Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
- { Bad_Opcode },
+ { PREFIX_TABLE (PREFIX_EVEX_0F38DC) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F38DD) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F38DE) },
+ { PREFIX_TABLE (PREFIX_EVEX_0F38DF) },
/* E0 */
{ Bad_Opcode },
{ Bad_Opcode },
@@ -2539,6 +2539,30 @@ static const struct dis386 evex_table[][256] = {
{ Bad_Opcode },
{ "vgf2p8mulb", { XM, Vex, EXx }, 0 },
},
+ /* PREFIX_EVEX_0F38DC */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { "vaesenc", { XM, Vex, EXx }, 0 },
+ },
+ /* PREFIX_EVEX_0F38DD */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { "vaesenclast", { XM, Vex, EXx }, 0 },
+ },
+ /* PREFIX_EVEX_0F38DE */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { "vaesdec", { XM, Vex, EXx }, 0 },
+ },
+ /* PREFIX_EVEX_0F38DF */
+ {
+ { Bad_Opcode },
+ { Bad_Opcode },
+ { "vaesdeclast", { XM, Vex, EXx }, 0 },
+ },
/* PREFIX_EVEX_0F3A00 */
{
{ Bad_Opcode },
@@ -4040,3 +4064,4 @@ static const struct dis386 evex_table[][256] = {
{ PREFIX_TABLE (PREFIX_EVEX_0F38C7_REG_6) },
},
#endif /* NEED_MOD_TABLE */
+