diff options
| author | Andrew Bennett <andrew.bennett@imgtec.com> | 2014-05-06 15:43:13 +0100 |
|---|---|---|
| committer | Andrew Bennett <andrew.bennett@imgtec.com> | 2014-05-07 10:44:15 +0100 |
| commit | f7730599d8876775726866275d5ce392c2669e9e (patch) | |
| tree | e7559698535572bab903a9e637dfe0e89a8807ac /opcodes/frv-asm.c | |
| parent | 5e45f04cf3408e662c460a23a3722fedfb03391a (diff) | |
| download | gdb-f7730599d8876775726866275d5ce392c2669e9e.zip gdb-f7730599d8876775726866275d5ce392c2669e9e.tar.gz gdb-f7730599d8876775726866275d5ce392c2669e9e.tar.bz2 | |
Fix an issue with "Rearrange MIPS INSN* masks" patch.
This fixes an issue with Mark Shinwell's "Rearrange MIPS INSN* masks" patch
(https://sourceware.org/ml/binutils/2007-11/msg00231.html). In the patch
the pref instruction had its membership flags changed from I4|I32|G3 to
I4_32|G3. Unfortunately G3 was defined as being I4, which made the actual
expanded flags as: I4|I32|I4 and therefore the membership flags should have
been I4_32. Since the patch was committed G3 was redefined to be I4|EE. This
fix just removes I4 from G3 making the expanded membership flags for pref as
I4_32|EE.
ChangeLog:
opcodes/
* mips-opc.c (G3): Remove I4.
Diffstat (limited to 'opcodes/frv-asm.c')
0 files changed, 0 insertions, 0 deletions