aboutsummaryrefslogtreecommitdiff
path: root/opcodes/fr30-opc.c
diff options
context:
space:
mode:
authorDoug Evans <dje@google.com>1998-11-10 19:11:04 +0000
committerDoug Evans <dje@google.com>1998-11-10 19:11:04 +0000
commit1c8f439ec6f8f43fa3a6e1987fb5ea23ebd910f8 (patch)
treeb143242fc2138714d5178c04cd452ff1a675a286 /opcodes/fr30-opc.c
parenta3606134a2986d6b28f7c0dd86b35d8be775765f (diff)
downloadgdb-1c8f439ec6f8f43fa3a6e1987fb5ea23ebd910f8.zip
gdb-1c8f439ec6f8f43fa3a6e1987fb5ea23ebd910f8.tar.gz
gdb-1c8f439ec6f8f43fa3a6e1987fb5ea23ebd910f8.tar.bz2
* cgen-dis.in (print_normal): CGEN_OPERAND_FAKE renamed to
CGEN_OPERAND_SEM_ONLY. * m32r-dis.c,m32r-opc.c,m32r-opc.h: Rebuild. * fr30-dis.c,fr30-opc.c,fr30-opc.h: Rebuild.
Diffstat (limited to 'opcodes/fr30-opc.c')
-rw-r--r--opcodes/fr30-opc.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/opcodes/fr30-opc.c b/opcodes/fr30-opc.c
index 333aeb3..04d8df9 100644
--- a/opcodes/fr30-opc.c
+++ b/opcodes/fr30-opc.c
@@ -286,10 +286,10 @@ const CGEN_ATTR_TABLE fr30_cgen_hardware_attr_table[] =
const CGEN_ATTR_TABLE fr30_cgen_operand_attr_table[] =
{
{ "ABS-ADDR", NULL },
- { "FAKE", NULL },
{ "NEGATIVE", NULL },
{ "PCREL-ADDR", NULL },
{ "RELAX", NULL },
+ { "SEM-ONLY", NULL },
{ "SIGN-OPT", NULL },
{ "UNSIGNED", NULL },
{ 0, 0 }
@@ -407,7 +407,7 @@ const CGEN_OPERAND fr30_cgen_operand_table[MAX_OPERANDS] =
{
/* pc: program counter */
{ "pc", & HW_ENT (HW_H_PC), 0, 0,
- { 0, 0|(1<<CGEN_OPERAND_FAKE), { 0 } } },
+ { 0, 0|(1<<CGEN_OPERAND_SEM_ONLY), { 0 } } },
/* Ri: destination register */
{ "Ri", & HW_ENT (HW_H_GR), 12, 4,
{ 0, 0|(1<<CGEN_OPERAND_UNSIGNED), { 0 } } },
@@ -416,16 +416,16 @@ const CGEN_OPERAND fr30_cgen_operand_table[MAX_OPERANDS] =
{ 0, 0|(1<<CGEN_OPERAND_UNSIGNED), { 0 } } },
/* nbit: negative bit */
{ "nbit", & HW_ENT (HW_H_NBIT), 0, 0,
- { 0, 0|(1<<CGEN_OPERAND_FAKE), { 0 } } },
+ { 0, 0|(1<<CGEN_OPERAND_SEM_ONLY), { 0 } } },
/* vbit: overflow bit */
{ "vbit", & HW_ENT (HW_H_VBIT), 0, 0,
- { 0, 0|(1<<CGEN_OPERAND_FAKE), { 0 } } },
+ { 0, 0|(1<<CGEN_OPERAND_SEM_ONLY), { 0 } } },
/* zbit: zero bit */
{ "zbit", & HW_ENT (HW_H_ZBIT), 0, 0,
- { 0, 0|(1<<CGEN_OPERAND_FAKE), { 0 } } },
+ { 0, 0|(1<<CGEN_OPERAND_SEM_ONLY), { 0 } } },
/* cbit: carry bit */
{ "cbit", & HW_ENT (HW_H_CBIT), 0, 0,
- { 0, 0|(1<<CGEN_OPERAND_FAKE), { 0 } } },
+ { 0, 0|(1<<CGEN_OPERAND_SEM_ONLY), { 0 } } },
};
/* Operand references. */