diff options
| author | Claudiu Zissulescu <claziss@synopsys.com> | 2016-05-19 12:19:32 +0200 |
|---|---|---|
| committer | Claudiu Zissulescu <claziss@synopsys.com> | 2016-05-23 17:41:54 +0200 |
| commit | d9eca1df01c0e6f7f22566c154e63b1df9315790 (patch) | |
| tree | 62db0f1f82fd7eee47f44d2fbff0174895096100 /opcodes/arc-opc.c | |
| parent | 87789e08e5cb2191af1122ed98af2d6c023b3a0a (diff) | |
| download | gdb-d9eca1df01c0e6f7f22566c154e63b1df9315790.zip gdb-d9eca1df01c0e6f7f22566c154e63b1df9315790.tar.gz gdb-d9eca1df01c0e6f7f22566c154e63b1df9315790.tar.bz2 | |
[ARC] Update instruction type and delay slot info.
This patch corrects the instructioninformation passed into the
disassebler_info structure.
include/
2016-05-23 Claudiu Zissulescu <claziss@synopsys.com>
* opcode/arc.h (insn_subclass_t): Add COND.
(flag_class_t): Add F_CLASS_EXTEND.
opcodes/
2016-05-23 Claudiu Zissulescu <claziss@synopsys.com>
* arc-dis.c (print_flags): Set branch_delay_insns, and insn_type
information.
(print_insn_arc): Set insn_type information.
* arc-opc.c (C_CC): Add F_CLASS_COND.
* arc-tbl.h (bbit0, bbit1): Update subclass to COND.
(beq_s, bge_s, bgt_s, bhi_s, bhs_s): Likewise.
(ble_s, blo_s, bls_s, blt_s, bne_s): Likewise.
(breq, breq_s, brge, brhs, brlo, brlt): Likewise.
(brne, brne_s, jeq_s, jne_s): Likewise.
Diffstat (limited to 'opcodes/arc-opc.c')
| -rw-r--r-- | opcodes/arc-opc.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/opcodes/arc-opc.c b/opcodes/arc-opc.c index bbefb60..4dac8de 100644 --- a/opcodes/arc-opc.c +++ b/opcodes/arc-opc.c @@ -1185,7 +1185,7 @@ const struct arc_flag_class arc_flag_classes[] = { F_CLASS_NONE, { F_NULL } }, #define C_CC (C_EMPTY + 1) - { F_CLASS_OPTIONAL | F_CLASS_EXTEND, + { F_CLASS_OPTIONAL | F_CLASS_EXTEND | F_CLASS_COND, { F_ALWAYS, F_RA, F_EQUAL, F_ZERO, F_NOTEQUAL, F_NOTZERO, F_POZITIVE, F_PL, F_NEGATIVE, F_MINUS, F_CARRY, F_CARRYSET, F_LOWER, F_CARRYCLR, |