aboutsummaryrefslogtreecommitdiff
path: root/opcodes/aarch64-gen.c
diff options
context:
space:
mode:
authorChristoph Müllner <christoph.muellner@vrull.eu>2022-06-28 17:44:57 +0200
committerPhilipp Tomsich <philipp.tomsich@vrull.eu>2022-09-22 18:06:09 +0200
commitf511f80fa3fcaf6bcbe727fb902b8bd5ec8f9c20 (patch)
tree6958b2ab3024e997f728a7811ea0099a5f30df3f /opcodes/aarch64-gen.c
parent4041e11db3ec3611921d10150572a92689aa3154 (diff)
downloadgdb-f511f80fa3fcaf6bcbe727fb902b8bd5ec8f9c20.zip
gdb-f511f80fa3fcaf6bcbe727fb902b8bd5ec8f9c20.tar.gz
gdb-f511f80fa3fcaf6bcbe727fb902b8bd5ec8f9c20.tar.bz2
RISC-V: Add T-Head FMemIdx vendor extension
T-Head has a range of vendor-specific instructions. Therefore it makes sense to group them into smaller chunks in form of vendor extensions. This patch adds the XTheadFMemIdx extension, a collection of T-Head-specific floating-point memory access instructions. The 'th' prefix and the "XTheadFMemIdx" extension are documented in a PR for the RISC-V toolchain conventions ([1]). [1] https://github.com/riscv-non-isa/riscv-toolchain-conventions/pull/19 Co-developed-by: Lifang Xia <lifang_xia@linux.alibaba.com> Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu>
Diffstat (limited to 'opcodes/aarch64-gen.c')
0 files changed, 0 insertions, 0 deletions