diff options
| author | Sudi Das <sudi.das@arm.com> | 2019-01-25 13:57:14 +0000 |
|---|---|---|
| committer | Tamar Christina <tamar.christina@arm.com> | 2019-01-25 14:49:51 +0000 |
| commit | 550fd7bf6858cd708c54ec90412ffb653a932c3d (patch) | |
| tree | f840ab8ecfb8f9464264e25430d43551a9101b77 /opcodes/aarch64-dis.c | |
| parent | 183445093ebd6be285e29f75b877e62a723918c6 (diff) | |
| download | gdb-550fd7bf6858cd708c54ec90412ffb653a932c3d.zip gdb-550fd7bf6858cd708c54ec90412ffb653a932c3d.tar.gz gdb-550fd7bf6858cd708c54ec90412ffb653a932c3d.tar.bz2 | |
AArch64: Remove ldgv and stgv instructions from Armv8.5-A Memory Tagging Extension.
This patch is part of a series of patches to introduce a few changes to the
Armv8.5-A Memory Tagging Extension. This patch removes the LDGV and STGV
instructions. These instructions needed special infrastructure to support
[base]! style for addressing mode. That is also removed now.
Committed on behalf of Sudakshina Das.
*** gas/ChangeLog ***
* config/tc-aarch64.c (parse_address_main): Remove support for
[base]! address expression.
(parse_operands): Remove support for AARCH64_OPND_ADDR_SIMPLE_2.
(warn_unpredictable_ldst): Remove support for ldstgv_indexed.
* testsuite/gas/aarch64/armv8_5-a-memtag.d: Remove tests for ldgv
and stgv.
* testsuite/gas/aarch64/armv8_5-a-memtag.s: Likewise.
* testsuite/gas/aarch64/illegal-memtag.l: Likewise.
* testsuite/gas/aarch64/illegal-memtag.s: Likewise.
*** include/ChangeLog ***
* opcode/aarch64.h (enum aarch64_opnd): Remove
AARCH64_OPND_ADDR_SIMPLE_2.
(enum aarch64_insn_class): Remove ldstgv_indexed.
*** opcodes/ChangeLog ***
* aarch64-asm.c (aarch64_ins_addr_simple_2): Remove.
* aarch64-asm.h (ins_addr_simple_2): Likeiwse.
* aarch64-dis.c (aarch64_ext_addr_simple_2): Likewise.
* aarch64-dis.h (ext_addr_simple_2): Likewise.
* aarch64-opc.c (operand_general_constraint_met_p): Remove
case for ldstgv_indexed.
(aarch64_print_operand): Remove case for AARCH64_OPND_ADDR_SIMPLE_2.
* aarch64-tbl.h (struct aarch64_opcode): Remove ldgv and stgv.
(AARCH64_OPERANDS): Remove ADDR_SIMPLE_2.
* aarch64-asm-2.c: Regenerated.
* aarch64-dis-2.c: Regenerated.
* aarch64-opc-2.c: Regenerated.
Diffstat (limited to 'opcodes/aarch64-dis.c')
| -rw-r--r-- | opcodes/aarch64-dis.c | 17 |
1 files changed, 0 insertions, 17 deletions
diff --git a/opcodes/aarch64-dis.c b/opcodes/aarch64-dis.c index ec19d92..4c31f57 100644 --- a/opcodes/aarch64-dis.c +++ b/opcodes/aarch64-dis.c @@ -985,23 +985,6 @@ aarch64_ext_addr_simple (const aarch64_operand *self ATTRIBUTE_UNUSED, return TRUE; } - - -/* Decode the address operand for e.g. STGV <Xt>, [<Xn|SP>]!. */ -bfd_boolean -aarch64_ext_addr_simple_2 (const aarch64_operand *self ATTRIBUTE_UNUSED, - aarch64_opnd_info *info, - aarch64_insn code, - const aarch64_inst *inst ATTRIBUTE_UNUSED, - aarch64_operand_error *errors ATTRIBUTE_UNUSED) -{ - /* Rn */ - info->addr.base_regno = extract_field (FLD_Rn, code, 0); - info->addr.writeback = 1; - info->addr.preind = 1; - return TRUE; -} - /* Decode the address operand for e.g. stlur <Xt>, [<Xn|SP>{, <amount>}]. */ bfd_boolean |