diff options
author | H.J. Lu <hjl.tools@gmail.com> | 2007-09-20 17:38:38 +0000 |
---|---|---|
committer | H.J. Lu <hjl.tools@gmail.com> | 2007-09-20 17:38:38 +0000 |
commit | db51cc60e255cb54b8960598beb1350b056a23e7 (patch) | |
tree | 199d3fda202f00e0d7dfbcd3b4c8deba4495f9b7 /ld | |
parent | 97ab0fdd9d053ee9201c74d4234fb68c74916548 (diff) | |
download | gdb-db51cc60e255cb54b8960598beb1350b056a23e7.zip gdb-db51cc60e255cb54b8960598beb1350b056a23e7.tar.gz gdb-db51cc60e255cb54b8960598beb1350b056a23e7.tar.bz2 |
gas/
2007-09-20 H.J. Lu <hongjiu.lu@intel.com>
PR 658
* config/tc-i386.c (SCALE1_WHEN_NO_INDEX): Removed.
(set_allow_index_reg): New.
(allow_index_reg): Likewise.
(md_pseudo_table): Add "allow_index_reg" and
"disallow_index_reg".
(build_modrm_byte): Set i.sib.index to NO_INDEX_REGISTER for
fake index registers.
(i386_scale): Updated.
(i386_index_check): Support fake index registers.
(parse_real_register): Return NULL on eiz/riz if fake index
registers aren't allowed.
gas/testsuite/
2007-09-20 H.J. Lu <hongjiu.lu@intel.com>
PR 658
* gas/i386/i386.exp: Run sib-intel, x86-64-sib and
x86-64-sib-intel.
* gas/i386/nops-1-i386-i686.d: Updated.
* gas/i386/nops-1-i386.d: Likewise.
* gas/i386/nops-1.d: Likewise.
* gas/i386/nops-2-i386.d: Likewise.
* gas/i386/nops-2-merom.d: Likewise.
* gas/i386/nops-2.d: Likewise.
* gas/i386/nops-3-i386.d: Likewise.
* gas/i386/nops-3.d : Likewise.
* gas/i386/sib.d: Likewise.
* gas/i386/sib.s: Use %eiz in testcases.
* gas/i386/sib-intel.d: New.
* gas/i386/x86-64-sib-intel.d: Likewise.
* gas/i386/x86-64-sib.d: Likewise.
* gas/i386/x86-64-sib.s: Likewise.
ld/testsuite/
2007-09-20 H.J. Lu <hongjiu.lu@intel.com>
PR 658
* ld-i386/tlsbin.dd: Updated.
* ld-i386/tlsld1.dd: Likewise.
opcodes/
2007-09-20 H.J. Lu <hongjiu.lu@intel.com>
PR 658
* 386-dis.c (index64): New.
(index32): Likewise.
(intel_index64): Likewise.
(intel_index32): Likewise.
(att_index64): Likewise.
(att_index32): Likewise.
(print_insn): Set index64 and index32.
(OP_E_extended): Use index64/index32 for index register for
SIB with INDEX == 4.
* i386-opc.h (RegEiz): New.
(RegRiz): Likewise.
* i386-reg.tbl: Add eiz and riz.
* i386-tbl.h: Regenerated.
Diffstat (limited to 'ld')
-rw-r--r-- | ld/testsuite/ChangeLog | 6 | ||||
-rw-r--r-- | ld/testsuite/ld-i386/tlsbin.dd | 4 | ||||
-rw-r--r-- | ld/testsuite/ld-i386/tlsld1.dd | 2 |
3 files changed, 9 insertions, 3 deletions
diff --git a/ld/testsuite/ChangeLog b/ld/testsuite/ChangeLog index 9c60682..cc46a65 100644 --- a/ld/testsuite/ChangeLog +++ b/ld/testsuite/ChangeLog @@ -1,3 +1,9 @@ +2007-09-20 H.J. Lu <hongjiu.lu@intel.com> + + PR 658 + * ld-i386/tlsbin.dd: Updated. + * ld-i386/tlsld1.dd: Likewise. + 2007-09-19 Nick Clifton <nickc@redhat.com> * ld-scripts/crossref.exp: Compile test source with -mtiny=0 in diff --git a/ld/testsuite/ld-i386/tlsbin.dd b/ld/testsuite/ld-i386/tlsbin.dd index e399f86..9cf14a5 100644 --- a/ld/testsuite/ld-i386/tlsbin.dd +++ b/ld/testsuite/ld-i386/tlsbin.dd @@ -92,7 +92,7 @@ Disassembly of section .text: # LD -> LE 8049085: 65 a1 00 00 00 00[ ]+mov %gs:0x0,%eax 804908b: 90[ ]+nop * - 804908c: 8d 74 26 00[ ]+lea 0x0\(%esi\),%esi + 804908c: 8d 74 26 00[ ]+lea 0x0\(%esi,%eiz,1\),%esi 8049090: 90[ ]+nop * 8049091: 90[ ]+nop * 8049092: 8d 90 20 f0 ff ff[ ]+lea -0xfe0\(%eax\),%edx @@ -108,7 +108,7 @@ Disassembly of section .text: # LD -> LE against hidden variables 80490a4: 65 a1 00 00 00 00[ ]+mov %gs:0x0,%eax 80490aa: 90[ ]+nop * - 80490ab: 8d 74 26 00[ ]+lea 0x0\(%esi\),%esi + 80490ab: 8d 74 26 00[ ]+lea 0x0\(%esi,%eiz,1\),%esi 80490af: 90[ ]+nop * 80490b0: 90[ ]+nop * 80490b1: 8d 90 40 f0 ff ff[ ]+lea -0xfc0\(%eax\),%edx diff --git a/ld/testsuite/ld-i386/tlsld1.dd b/ld/testsuite/ld-i386/tlsld1.dd index 782eb5a..2ad49ff 100644 --- a/ld/testsuite/ld-i386/tlsld1.dd +++ b/ld/testsuite/ld-i386/tlsld1.dd @@ -11,5 +11,5 @@ Disassembly of section .text: [a-f0-9]+ <_start>: [ ]*[a-f0-9]+: 65 a1 00 00 00 00 mov %gs:0x0,%eax [ ]*[a-f0-9]+: 90 nop -[ ]*[a-f0-9]+: 8d 74 26 00 lea 0x0\(%esi\),%esi +[ ]*[a-f0-9]+: 8d 74 26 00 lea 0x0\(%esi,%eiz,1\),%esi #pass |