diff options
| author | H.J. Lu <hjl.tools@gmail.com> | 2012-05-12 13:46:26 +0000 |
|---|---|---|
| committer | H.J. Lu <hjl.tools@gmail.com> | 2012-05-12 13:46:26 +0000 |
| commit | 9920b1ee65881e9bb30bd46f10299713c473363a (patch) | |
| tree | 41d93c2b7b2994f30a00ef493cc3cacd2778c2ef /ld/testsuite/ld-powerpc | |
| parent | 56e63005cd68388efb769b08c8154c385a5345a3 (diff) | |
| download | gdb-9920b1ee65881e9bb30bd46f10299713c473363a.zip gdb-9920b1ee65881e9bb30bd46f10299713c473363a.tar.gz gdb-9920b1ee65881e9bb30bd46f10299713c473363a.tar.bz2 | |
Adjust testcases for readelf addend change
gas/testsuite/
* gas/mips/elf-rel10.d: Updated.
* gas/mips/elf-rel22.d: Likewise.
* gas/mmix/comment-1.d: Likewise.
ld/testsuite/
* ld-alpha/tlspic.rd: Updated.
* ld-powerpc/tlsso.r: Likewise.
* ld-powerpc/tlsso32.r: Likewise.
* ld-powerpc/vxworks1-lib.rd: Likewise.
* ld-s390/tlspic.rd: Likewise.
* ld-s390/tlspic_64.rd: Likewise.
* ld-sh/shared-1.d: Likewise.
* ld-sh/tlspic-2.d: Likewise.
* ld-sparc/tlssunnopic32.rd: Likewise.
* ld-sparc/tlssunnopic64.rd: Likewise.
* ld-sparc/tlssunpic32.rd: Likewise.
* ld-sparc/tlssunpic64.rd: Likewise.
Diffstat (limited to 'ld/testsuite/ld-powerpc')
| -rw-r--r-- | ld/testsuite/ld-powerpc/tlsso.r | 8 | ||||
| -rw-r--r-- | ld/testsuite/ld-powerpc/tlsso32.r | 6 | ||||
| -rw-r--r-- | ld/testsuite/ld-powerpc/vxworks1-lib.rd | 2 |
3 files changed, 8 insertions, 8 deletions
diff --git a/ld/testsuite/ld-powerpc/tlsso.r b/ld/testsuite/ld-powerpc/tlsso.r index 4167b3a..9171449 100644 --- a/ld/testsuite/ld-powerpc/tlsso.r +++ b/ld/testsuite/ld-powerpc/tlsso.r @@ -51,10 +51,10 @@ Relocation section '\.rela\.dyn' at offset .* contains 16 entries: [0-9a-f ]+R_PPC64_TPREL16_DS +0+105f8 \.tdata \+ 28 [0-9a-f ]+R_PPC64_TPREL16_HA +0+105f8 \.tdata \+ 30 [0-9a-f ]+R_PPC64_TPREL16_LO +0+105f8 \.tdata \+ 30 -[0-9a-f ]+R_PPC64_DTPMOD64 +0+ -[0-9a-f ]+R_PPC64_DTPREL64 +0+ -[0-9a-f ]+R_PPC64_DTPREL64 +0+18 -[0-9a-f ]+R_PPC64_DTPMOD64 +0+ +[0-9a-f ]+R_PPC64_DTPMOD64 +0 +[0-9a-f ]+R_PPC64_DTPREL64 +0 +[0-9a-f ]+R_PPC64_DTPREL64 +18 +[0-9a-f ]+R_PPC64_DTPMOD64 +0 [0-9a-f ]+R_PPC64_DTPMOD64 +0+ gd \+ 0 [0-9a-f ]+R_PPC64_DTPREL64 +0+ gd \+ 0 [0-9a-f ]+R_PPC64_DTPREL64 +0+50 ld2 \+ 0 diff --git a/ld/testsuite/ld-powerpc/tlsso32.r b/ld/testsuite/ld-powerpc/tlsso32.r index e075db2..1217d68 100644 --- a/ld/testsuite/ld-powerpc/tlsso32.r +++ b/ld/testsuite/ld-powerpc/tlsso32.r @@ -55,9 +55,9 @@ Relocation section '\.rela\.dyn' at offset 0x[0-9a-f]+ contains 18 entries: [0-9a-f ]+R_PPC_TPREL16 +0+103d0 +\.tdata \+ 103e4 [0-9a-f ]+R_PPC_TPREL16_HA +0+103d0 +\.tdata \+ 103e8 [0-9a-f ]+R_PPC_TPREL16_LO +0+103d0 +\.tdata \+ 103e8 -[0-9a-f ]+R_PPC_DTPMOD32 +0+ -[0-9a-f ]+R_PPC_DTPREL32 +0+ -[0-9a-f ]+R_PPC_DTPMOD32 +0+ +[0-9a-f ]+R_PPC_DTPMOD32 +0 +[0-9a-f ]+R_PPC_DTPREL32 +0 +[0-9a-f ]+R_PPC_DTPMOD32 +0 [0-9a-f ]+R_PPC_DTPMOD32 +0+ +gd \+ 0 [0-9a-f ]+R_PPC_DTPREL32 +0+ +gd \+ 0 [0-9a-f ]+R_PPC_DTPMOD32 +0+1c +gd0 \+ 0 diff --git a/ld/testsuite/ld-powerpc/vxworks1-lib.rd b/ld/testsuite/ld-powerpc/vxworks1-lib.rd index 40a5d55..21f7bc8 100644 --- a/ld/testsuite/ld-powerpc/vxworks1-lib.rd +++ b/ld/testsuite/ld-powerpc/vxworks1-lib.rd @@ -6,7 +6,7 @@ Relocation section '\.rela\.plt' at offset .* contains 2 entries: Relocation section '\.rela\.dyn' at offset .* contains 5 entries: Offset Info Type Sym\.Value Sym\. Name \+ Addend -00090800 00000016 R_PPC_RELATIVE * 00080c44 +00090800 00000016 R_PPC_RELATIVE * 80c44 00080c0e .*06 R_PPC_ADDR16_HA 00000000 __GOTT_BASE__ \+ 0 00080c12 .*04 R_PPC_ADDR16_LO 00000000 __GOTT_BASE__ \+ 0 00080c16 .*03 R_PPC_ADDR16 00000000 __GOTT_INDEX__ \+ 0 |