diff options
author | Alan Modra <amodra@gmail.com> | 2003-06-10 04:36:01 +0000 |
---|---|---|
committer | Alan Modra <amodra@gmail.com> | 2003-06-10 04:36:01 +0000 |
commit | 81cacc150bd3f44d24302def2fdb6cd86e36ace2 (patch) | |
tree | 51391ebc9c2a2573bcb6e10864983a3f6ef92457 /ld/testsuite/ld-powerpc/tlsso.d | |
parent | 285272bdb03830162e5f76bf6b1667b0ad77d859 (diff) | |
download | gdb-81cacc150bd3f44d24302def2fdb6cd86e36ace2.zip gdb-81cacc150bd3f44d24302def2fdb6cd86e36ace2.tar.gz gdb-81cacc150bd3f44d24302def2fdb6cd86e36ace2.tar.bz2 |
* ld-elfvsb/elfvsb.exp: Run for powerpc64 too.
* ld-powerpc/tls.t: Update.
* ld-powerpc/tlsexe.d: Update.
* ld-powerpc/tlsexe.r: Update.
* ld-powerpc/tlsexetoc.d: Update.
* ld-powerpc/tlsexetoc.r: Update.
* ld-powerpc/tlsexetoc.t: Update.
* ld-powerpc/tlsso.d: Update.
* ld-powerpc/tlsso.g: Update.
* ld-powerpc/tlsso.r: Update.
* ld-powerpc/tlsso.t: Update.
* ld-powerpc/tlstocso.d: Update.
* ld-powerpc/tlstocso.g: Update.
* ld-powerpc/tlstocso.r: Update.
* ld-powerpc/tlstocso.t: Update.
Diffstat (limited to 'ld/testsuite/ld-powerpc/tlsso.d')
-rw-r--r-- | ld/testsuite/ld-powerpc/tlsso.d | 122 |
1 files changed, 65 insertions, 57 deletions
diff --git a/ld/testsuite/ld-powerpc/tlsso.d b/ld/testsuite/ld-powerpc/tlsso.d index 07e48ba..814659c 100644 --- a/ld/testsuite/ld-powerpc/tlsso.d +++ b/ld/testsuite/ld-powerpc/tlsso.d @@ -8,61 +8,69 @@ Disassembly of section \.text: -0+718 <\.__tls_get_addr>: - 718: 3d 82 00 00 addis r12,r2,0 - 71c: f8 41 00 28 std r2,40\(r1\) - 720: e9 6c 80 78 ld r11,-32648\(r12\) - 724: e8 4c 80 80 ld r2,-32640\(r12\) - 728: 7d 69 03 a6 mtctr r11 - 72c: e9 6c 80 88 ld r11,-32632\(r12\) - 730: 4e 80 04 20 bctr +.* <\.__tls_get_addr>: +.* 3d 82 00 00 addis r12,r2,0 +.* f8 41 00 28 std r2,40\(r1\) +.* e9 6c 80 78 ld r11,-32648\(r12\) +.* e8 4c 80 80 ld r2,-32640\(r12\) +.* 7d 69 03 a6 mtctr r11 +.* e9 6c 80 88 ld r11,-32632\(r12\) +.* 4e 80 04 20 bctr -0+734 <_start>: - 734: 38 62 80 30 addi r3,r2,-32720 - 738: 4b ff ff e1 bl 718 <\.__tls_get_addr> - 73c: e8 41 00 28 ld r2,40\(r1\) - 740: 38 62 80 08 addi r3,r2,-32760 - 744: 4b ff ff d5 bl 718 <\.__tls_get_addr> - 748: e8 41 00 28 ld r2,40\(r1\) - 74c: 38 62 80 48 addi r3,r2,-32696 - 750: 4b ff ff c9 bl 718 <\.__tls_get_addr> - 754: e8 41 00 28 ld r2,40\(r1\) - 758: 38 62 80 08 addi r3,r2,-32760 - 75c: 4b ff ff bd bl 718 <\.__tls_get_addr> - 760: e8 41 00 28 ld r2,40\(r1\) - 764: 39 23 80 40 addi r9,r3,-32704 - 768: 3d 23 00 00 addis r9,r3,0 - 76c: 81 49 80 48 lwz r10,-32696\(r9\) - 770: e9 22 80 40 ld r9,-32704\(r2\) - 774: 7d 49 18 2a ldx r10,r9,r3 - 778: e9 22 80 58 ld r9,-32680\(r2\) - 77c: 7d 49 6a 2e lhzx r10,r9,r13 - 780: 89 4d 00 00 lbz r10,0\(r13\) - 784: 3d 2d 00 00 addis r9,r13,0 - 788: 99 49 00 00 stb r10,0\(r9\) - 78c: 38 62 80 18 addi r3,r2,-32744 - 790: 4b ff ff 89 bl 718 <\.__tls_get_addr> - 794: e8 41 00 28 ld r2,40\(r1\) - 798: 38 62 80 08 addi r3,r2,-32760 - 79c: 4b ff ff 7d bl 718 <\.__tls_get_addr> - 7a0: e8 41 00 28 ld r2,40\(r1\) - 7a4: f9 43 80 08 std r10,-32760\(r3\) - 7a8: 3d 23 00 00 addis r9,r3,0 - 7ac: 91 49 80 10 stw r10,-32752\(r9\) - 7b0: e9 22 80 28 ld r9,-32728\(r2\) - 7b4: 7d 49 19 2a stdx r10,r9,r3 - 7b8: e9 22 80 58 ld r9,-32680\(r2\) - 7bc: 7d 49 6b 2e sthx r10,r9,r13 - 7c0: e9 4d 90 2a lwa r10,-28632\(r13\) - 7c4: 3d 2d 00 00 addis r9,r13,0 - 7c8: a9 49 90 30 lha r10,-28624\(r9\) - 7cc: e8 41 00 28 ld r2,40\(r1\) - 7d0: 3d 82 00 00 addis r12,r2,0 - 7d4: e9 6c 80 60 ld r11,-32672\(r12\) - 7d8: e8 4c 80 68 ld r2,-32664\(r12\) - 7dc: 7d 69 03 a6 mtctr r11 - 7e0: e9 6c 80 70 ld r11,-32656\(r12\) - 7e4: 4e 80 04 20 bctr - 7e8: 60 00 00 00 nop - 7ec: 38 00 00 00 li r0,0 - 7f0: 4b ff ff dc b 7cc <_start\+0x98> +.* <_start>: +.* 38 62 80 30 addi r3,r2,-32720 +.* 4b ff ff e1 bl .* <\.__tls_get_addr> +.* e8 41 00 28 ld r2,40\(r1\) +.* 38 62 80 08 addi r3,r2,-32760 +.* 4b ff ff d5 bl .* <\.__tls_get_addr> +.* e8 41 00 28 ld r2,40\(r1\) +.* 38 62 80 48 addi r3,r2,-32696 +.* 4b ff ff c9 bl .* <\.__tls_get_addr> +.* e8 41 00 28 ld r2,40\(r1\) +.* 38 62 80 08 addi r3,r2,-32760 +.* 4b ff ff bd bl .* <\.__tls_get_addr> +.* e8 41 00 28 ld r2,40\(r1\) +.* 39 23 80 40 addi r9,r3,-32704 +.* 3d 23 00 00 addis r9,r3,0 +.* 81 49 80 48 lwz r10,-32696\(r9\) +.* e9 22 80 40 ld r9,-32704\(r2\) +.* 7d 49 18 2a ldx r10,r9,r3 +.* e9 22 80 58 ld r9,-32680\(r2\) +.* 7d 49 6a 2e lhzx r10,r9,r13 +.* 89 4d 00 00 lbz r10,0\(r13\) +.* 3d 2d 00 00 addis r9,r13,0 +.* 99 49 00 00 stb r10,0\(r9\) +.* 38 62 80 18 addi r3,r2,-32744 +.* 4b ff ff 89 bl .* <\.__tls_get_addr> +.* e8 41 00 28 ld r2,40\(r1\) +.* 38 62 80 08 addi r3,r2,-32760 +.* 4b ff ff 7d bl .* <\.__tls_get_addr> +.* e8 41 00 28 ld r2,40\(r1\) +.* f9 43 80 08 std r10,-32760\(r3\) +.* 3d 23 00 00 addis r9,r3,0 +.* 91 49 80 10 stw r10,-32752\(r9\) +.* e9 22 80 28 ld r9,-32728\(r2\) +.* 7d 49 19 2a stdx r10,r9,r3 +.* e9 22 80 58 ld r9,-32680\(r2\) +.* 7d 49 6b 2e sthx r10,r9,r13 +.* e9 4d 90 2a lwa r10,-28632\(r13\) +.* 3d 2d 00 00 addis r9,r13,0 +.* a9 49 90 30 lha r10,-28624\(r9\) +.* 7d 89 02 a6 mfctr r12 +.* 78 0b 1f 24 rldicr r11,r0,3,60 +.* 34 40 80 00 addic\. r2,r0,-32768 +.* 7d 8b 60 50 subf r12,r11,r12 +.* 7c 42 fe 76 sradi r2,r2,63 +.* 78 0b 17 64 rldicr r11,r0,2,61 +.* 7c 42 58 38 and r2,r2,r11 +.* 7d 8b 60 50 subf r12,r11,r12 +.* 7d 8c 12 14 add r12,r12,r2 +.* 3d 8c 00 01 addis r12,r12,1 +.* e9 6c 01 f4 ld r11,500\(r12\) +.* 39 8c 01 f4 addi r12,r12,500 +.* e8 4c 00 08 ld r2,8\(r12\) +.* 7d 69 03 a6 mtctr r11 +.* e9 6c 00 10 ld r11,16\(r12\) +.* 4e 80 04 20 bctr +.* 38 00 00 00 li r0,0 +.* 4b ff ff bc b .* |