diff options
author | Alexandre Oliva <aoliva@redhat.com> | 2004-06-21 14:45:42 +0000 |
---|---|---|
committer | Alexandre Oliva <aoliva@redhat.com> | 2004-06-21 14:45:42 +0000 |
commit | aee6f5b4bd1c978694bede743979c0c4f560d46b (patch) | |
tree | a185bf850c2fe9563a1fbf0a89a5c6b981cddbe4 /ld/testsuite/ld-frv/fdpic-pie-8.d | |
parent | 05576f107c90440f15fa8a03e009c3f541af0b75 (diff) | |
download | gdb-aee6f5b4bd1c978694bede743979c0c4f560d46b.zip gdb-aee6f5b4bd1c978694bede743979c0c4f560d46b.tar.gz gdb-aee6f5b4bd1c978694bede743979c0c4f560d46b.tar.bz2 |
bfd/ChangeLog:
* elf-bfd.h (struct elf_backend_data): Added
elf_backend_omit_section_dynsym.
(_bfd_elf_link_omit_section_dynsym): Declare.
* elf32-frv.c (_frvfdpic_link_omit_section_dynsym): New.
(elf_backend_omit_section_dynsym): Use it for frvfdpic.
* elflink.c (_bfd_elf_link_omit_section_dynsym): Split out of...
(_bfd_elf_link_renumber_dynsyms): ... this function.
* elfxx-target.h (elf_backend_omit_section_dynsym): Default to
_bfd_elf_link_omit_section_dynsym).
(elfNN_bed): Added elf_backend_omit_section_dynsym.
ld/ChangeLog:
* emulparams/elf32frvfd.sh (GENERATE_PIE_SCRIPT): Set to yes.
ld/testsuite/ChangeLog:
* ld-frv/fdpic-pie-1.d: Adjust for pie-specific link script.
* ld-frv/fdpic-pie-2.d: Likewise.
* ld-frv/fdpic-pie-6.d: Likewise.
* ld-frv/fdpic-pie-7.d: Likewise.
* ld-frv/fdpic-pie-8.d: Likewise.
* ld-frv/fdpic-shared-1.d: Likewise.
* ld-frv/fdpic-shared-2.d: Likewise.
* ld-frv/fdpic-shared-3.d: Likewise.
* ld-frv/fdpic-shared-4.d: Likewise.
* ld-frv/fdpic-shared-5.d: Likewise.
* ld-frv/fdpic-shared-6.d: Likewise.
* ld-frv/fdpic-shared-7.d: Likewise.
* ld-frv/fdpic-shared-8.d: Likewise.
* ld-frv/fdpic-shared-local-2.d: Likewise.
* ld-frv/fdpic-shared-local-8.d: Likewise.
Diffstat (limited to 'ld/testsuite/ld-frv/fdpic-pie-8.d')
-rw-r--r-- | ld/testsuite/ld-frv/fdpic-pie-8.d | 108 |
1 files changed, 54 insertions, 54 deletions
diff --git a/ld/testsuite/ld-frv/fdpic-pie-8.d b/ld/testsuite/ld-frv/fdpic-pie-8.d index 20b0ea0..85437aa 100644 --- a/ld/testsuite/ld-frv/fdpic-pie-8.d +++ b/ld/testsuite/ld-frv/fdpic-pie-8.d @@ -8,65 +8,65 @@ Disassembly of section \.text: -000005d0 <F8>: - 5d0: 80 3c 00 02 call 5d8 <GF0\+0x4> +000004f0 <F8>: + 4f0: 80 3c 00 02 call 4f8 <GF0\+0x4> -000005d4 <GF0>: - 5d4: 80 40 f0 10 addi gr15,16,gr0 - 5d8: 80 fc 00 14 setlos 0x14,gr0 - 5dc: 80 f4 00 24 setlo 0x24,gr0 - 5e0: 80 f8 00 00 sethi hi\(0x0\),gr0 - 5e4: 80 40 f0 0c addi gr15,12,gr0 - 5e8: 80 fc 00 1c setlos 0x1c,gr0 - 5ec: 80 f4 00 18 setlo 0x18,gr0 - 5f0: 80 f8 00 00 sethi hi\(0x0\),gr0 - 5f4: 80 40 ff f8 addi gr15,-8,gr0 - 5f8: 80 fc ff f0 setlos 0xfffffff0,gr0 - 5fc: 80 f4 ff e8 setlo 0xffe8,gr0 - 600: 80 f8 ff ff sethi 0xffff,gr0 - 604: 80 40 ff 68 addi gr15,-152,gr0 - 608: 80 fc ff 68 setlos 0xffffff68,gr0 - 60c: 80 f4 ff 68 setlo 0xff68,gr0 - 610: 80 f8 ff ff sethi 0xffff,gr0 - 614: 80 f4 00 20 setlo 0x20,gr0 - 618: 80 f8 00 00 sethi hi\(0x0\),gr0 +000004f4 <GF0>: + 4f4: 80 40 f0 10 addi gr15,16,gr0 + 4f8: 80 fc 00 14 setlos 0x14,gr0 + 4fc: 80 f4 00 24 setlo 0x24,gr0 + 500: 80 f8 00 00 sethi hi\(0x0\),gr0 + 504: 80 40 f0 0c addi gr15,12,gr0 + 508: 80 fc 00 1c setlos 0x1c,gr0 + 50c: 80 f4 00 18 setlo 0x18,gr0 + 510: 80 f8 00 00 sethi hi\(0x0\),gr0 + 514: 80 40 ff f8 addi gr15,-8,gr0 + 518: 80 fc ff f0 setlos 0xfffffff0,gr0 + 51c: 80 f4 ff e8 setlo 0xffe8,gr0 + 520: 80 f8 ff ff sethi 0xffff,gr0 + 524: 80 40 ff e0 addi gr15,-32,gr0 + 528: 80 fc ff e0 setlos 0xffffffe0,gr0 + 52c: 80 f4 ff e0 setlo 0xffe0,gr0 + 530: 80 f8 ff ff sethi 0xffff,gr0 + 534: 80 f4 00 20 setlo 0x20,gr0 + 538: 80 f8 00 00 sethi hi\(0x0\),gr0 Disassembly of section \.data: -00004630 <D8>: - 4630: 00 00 00 08 add\.p gr0,gr8,gr0 - 4630: R_FRV_32 \.data +000045b8 <D8>: + 45b8: 00 00 00 08 add\.p gr0,gr8,gr0 + 45b8: R_FRV_32 \.data -00004634 <GD0>: - 4634: 00 00 00 08 add\.p gr0,gr8,gr0 - 4634: R_FRV_FUNCDESC \.text - 4638: 00 00 00 08 add\.p gr0,gr8,gr0 - 4638: R_FRV_32 \.text +000045bc <GD0>: + 45bc: 00 00 00 08 add\.p gr0,gr8,gr0 + 45bc: R_FRV_FUNCDESC \.text + 45c0: 00 00 00 08 add\.p gr0,gr8,gr0 + 45c0: R_FRV_32 \.text Disassembly of section \.got: -000046b8 <_GLOBAL_OFFSET_TABLE_-0x18>: - 46b8: 00 00 00 08 add\.p gr0,gr8,gr0 - 46b8: R_FRV_FUNCDESC_VALUE \.text - 46bc: 00 00 00 02 add\.p gr0,fp,gr0 - 46c0: 00 00 00 08 add\.p gr0,gr8,gr0 - 46c0: R_FRV_FUNCDESC_VALUE \.text - 46c4: 00 00 00 02 add\.p gr0,fp,gr0 - 46c8: 00 00 00 08 add\.p gr0,gr8,gr0 - 46c8: R_FRV_FUNCDESC_VALUE \.text - 46cc: 00 00 00 02 add\.p gr0,fp,gr0 +000045c8 <_GLOBAL_OFFSET_TABLE_-0x18>: + 45c8: 00 00 00 08 add\.p gr0,gr8,gr0 + 45c8: R_FRV_FUNCDESC_VALUE \.text + 45cc: 00 00 00 02 add\.p gr0,fp,gr0 + 45d0: 00 00 00 08 add\.p gr0,gr8,gr0 + 45d0: R_FRV_FUNCDESC_VALUE \.text + 45d4: 00 00 00 02 add\.p gr0,fp,gr0 + 45d8: 00 00 00 08 add\.p gr0,gr8,gr0 + 45d8: R_FRV_FUNCDESC_VALUE \.text + 45dc: 00 00 00 02 add\.p gr0,fp,gr0 -000046d0 <_GLOBAL_OFFSET_TABLE_>: +000045e0 <_GLOBAL_OFFSET_TABLE_>: \.\.\. - 46dc: 00 00 00 04 add\.p gr0,gr4,gr0 - 46dc: R_FRV_FUNCDESC \.text - 46e0: 00 00 00 08 add\.p gr0,gr8,gr0 - 46e0: R_FRV_32 \.text - 46e4: 00 00 00 08 add\.p gr0,gr8,gr0 - 46e4: R_FRV_32 \.text - 46e8: 00 00 00 04 add\.p gr0,gr4,gr0 - 46e8: R_FRV_FUNCDESC \.text - 46ec: 00 00 00 04 add\.p gr0,gr4,gr0 - 46ec: R_FRV_FUNCDESC \.text - 46f0: 00 00 00 08 add\.p gr0,gr8,gr0 - 46f0: R_FRV_32 \.data - 46f4: 00 00 00 08 add\.p gr0,gr8,gr0 - 46f4: R_FRV_32 \.text + 45ec: 00 00 00 04 add\.p gr0,gr4,gr0 + 45ec: R_FRV_FUNCDESC \.text + 45f0: 00 00 00 08 add\.p gr0,gr8,gr0 + 45f0: R_FRV_32 \.text + 45f4: 00 00 00 08 add\.p gr0,gr8,gr0 + 45f4: R_FRV_32 \.text + 45f8: 00 00 00 04 add\.p gr0,gr4,gr0 + 45f8: R_FRV_FUNCDESC \.text + 45fc: 00 00 00 04 add\.p gr0,gr4,gr0 + 45fc: R_FRV_FUNCDESC \.text + 4600: 00 00 00 08 add\.p gr0,gr8,gr0 + 4600: R_FRV_32 \.data + 4604: 00 00 00 08 add\.p gr0,gr8,gr0 + 4604: R_FRV_32 \.text |