diff options
| author | Andrew Cagney <cagney@redhat.com> | 2003-03-27 15:29:45 +0000 |
|---|---|---|
| committer | Andrew Cagney <cagney@redhat.com> | 2003-03-27 15:29:45 +0000 |
| commit | 378bfd1b7a2a1afc6553da2ae148a3908cf6d147 (patch) | |
| tree | bc9527fd134df416332ccaf41d56604ec600256b /gdb/regcache.c | |
| parent | 56056df7357ad45c335b21b9432ac7133b8db34e (diff) | |
| download | gdb-378bfd1b7a2a1afc6553da2ae148a3908cf6d147.zip gdb-378bfd1b7a2a1afc6553da2ae148a3908cf6d147.tar.gz gdb-378bfd1b7a2a1afc6553da2ae148a3908cf6d147.tar.bz2 | |
2003-03-27 Andrew Cagney <cagney@redhat.com>
* regcache.c (write_sp): Delete function and references.
* inferior.h (write_sp): Delete declaration.
* valops.c (hand_function_call): Replace write_sp with
TARGET_WRITE_SP.
* sparc-tdep.c (sparc_push_dummy_frame): Ditto.
(sparc_pop_frame): Ditto.
Index: doc/ChangeLog
2003-03-27 Andrew Cagney <cagney@redhat.com>
* gdbint.texinfo (Target Architecture Definition): Remove
references to write_sp.
Diffstat (limited to 'gdb/regcache.c')
| -rw-r--r-- | gdb/regcache.c | 18 |
1 files changed, 6 insertions, 12 deletions
diff --git a/gdb/regcache.c b/gdb/regcache.c index c669017..70af06f 100644 --- a/gdb/regcache.c +++ b/gdb/regcache.c @@ -1328,16 +1328,16 @@ regcache_collect (int regnum, void *buf) } -/* read_pc, write_pc, read_sp, write_sp, read_fp, etc. Special - handling for registers PC, SP, and FP. */ +/* read_pc, write_pc, read_sp, read_fp, etc. Special handling for + registers PC, SP, and FP. */ /* NOTE: cagney/2001-02-18: The functions generic_target_read_pc(), read_pc_pid(), read_pc(), generic_target_write_pc(), write_pc_pid(), write_pc(), generic_target_read_sp(), read_sp(), - generic_target_write_sp(), write_sp(), generic_target_read_fp() and - read_fp(), will eventually be moved out of the reg-cache into - either frame.[hc] or to the multi-arch framework. The are not part - of the raw register cache. */ + generic_target_write_sp(), generic_target_read_fp() and read_fp(), + will eventually be moved out of the reg-cache into either + frame.[hc] or to the multi-arch framework. The are not part of the + raw register cache. */ /* This routine is getting awfully cluttered with #if's. It's probably time to turn this into READ_PC and define it in the tm.h file. @@ -1456,12 +1456,6 @@ generic_target_write_sp (CORE_ADDR val) "generic_target_write_sp"); } -void -write_sp (CORE_ADDR val) -{ - TARGET_WRITE_SP (val); -} - CORE_ADDR generic_target_read_fp (void) { |