aboutsummaryrefslogtreecommitdiff
path: root/gdb/config
diff options
context:
space:
mode:
authorJim Kingdon <jkingdon@engr.sgi.com>1994-03-01 00:15:07 +0000
committerJim Kingdon <jkingdon@engr.sgi.com>1994-03-01 00:15:07 +0000
commitb5aff26825abb88d44d71392f759c0a89e979285 (patch)
tree45bbd9f8e1796481fc0b2a37c2f3c747d7488418 /gdb/config
parent5143c305dd1b9c32cdee77c3d55e19c2e4c4d5ed (diff)
downloadgdb-b5aff26825abb88d44d71392f759c0a89e979285.zip
gdb-b5aff26825abb88d44d71392f759c0a89e979285.tar.gz
gdb-b5aff26825abb88d44d71392f759c0a89e979285.tar.bz2
* mips-tdep.c (mips_step_skips_delay), config/mips/tm-mips.h
(STEP_SKIPS_DELAY): Added. * infrun.c (proceed) [STEP_SKIPS_DELAY]: Check for a breakpoint in the delay slot.
Diffstat (limited to 'gdb/config')
-rw-r--r--gdb/config/mips/tm-mips.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/gdb/config/mips/tm-mips.h b/gdb/config/mips/tm-mips.h
index a0d0c89..11326bf 100644
--- a/gdb/config/mips/tm-mips.h
+++ b/gdb/config/mips/tm-mips.h
@@ -46,6 +46,10 @@ extern int mips_fpu;
#define SKIP_PROLOGUE(pc) pc = mips_skip_prologue (pc, 0)
extern CORE_ADDR mips_skip_prologue PARAMS ((CORE_ADDR addr, int lenient));
+/* Return non-zero if PC points to an instruction which will cause a step
+ to execute both the instruction at PC and an instruction at PC+4. */
+#define STEP_SKIPS_DELAY(pc) (mips_step_skips_delay (pc))
+
/* Immediately after a function call, return the saved pc.
Can't always go through the frames for this because on some machines
the new frame is not set up until the new function executes