aboutsummaryrefslogtreecommitdiff
path: root/gdb/NEWS
diff options
context:
space:
mode:
authorSrinath Parvathaneni <srinath.parvathaneni@arm.com>2019-08-27 12:08:21 +0100
committerNick Clifton <nickc@redhat.com>2019-08-27 12:08:21 +0100
commitc4a23bf878f2e9a64034006c91596401faf6db3e (patch)
treee2dbc28c785dec21ae1fa252059f22f5af2f6b46 /gdb/NEWS
parente8fffdff93dc455842a08b12cd4c05bd69aef518 (diff)
downloadgdb-c4a23bf878f2e9a64034006c91596401faf6db3e.zip
gdb-c4a23bf878f2e9a64034006c91596401faf6db3e.tar.gz
gdb-c4a23bf878f2e9a64034006c91596401faf6db3e.tar.bz2
Add support for the MVE VMOV instruction to the ARM assembler. This instruction copies the value of one vector register to another vector register. The patch also modifies the decoding of VORR instruction which is effecting decoding of VMOV instruction.
gas * config/tc-arm.c (parse_neon_mov): Add check to accept vector register to both the arguments in VMOV instruction. * testsuite/gas/arm/mve-vmov-1.d: Modify. * testsuite/gas/arm/mve-vmov-1.s: Likewise. * testsuite/gas/arm/mve-vorr.d: Likewise. opcodes * arm-dis.c (mve_opcodes): Add entry for MVE_VMOV_VEC_TO_VEC. (is_mve_undefined): Add case for MVE_VMOV_VEC_TO_VEC. (print_insn_mve): Add condition to check Qm==Qn of VORR instruction.
Diffstat (limited to 'gdb/NEWS')
0 files changed, 0 insertions, 0 deletions