diff options
author | Sudakshina Das <sudi.das@arm.com> | 2018-11-12 13:29:38 +0000 |
---|---|---|
committer | Sudakshina Das <sudi.das@arm.com> | 2018-11-12 13:29:38 +0000 |
commit | 3a0f69be5589d351453afebd0974992cff3ee4d1 (patch) | |
tree | e9cc9c1fd12e544636d370692c0f142e4e6f2eba /gas | |
parent | 70f3d23af74dd6a1f90aec8748424cf0b5a953a5 (diff) | |
download | gdb-3a0f69be5589d351453afebd0974992cff3ee4d1.zip gdb-3a0f69be5589d351453afebd0974992cff3ee4d1.tar.gz gdb-3a0f69be5589d351453afebd0974992cff3ee4d1.tar.bz2 |
[BINUTILS, AARCH64, 8/8] Add data cache instructions for Memory Tagging Extension
This patch is part of the patch series to add support for ARMv8.5-A
Memory Tagging Extensions which is an optional extension to
ARMv8.5-A and is enabled using the +memtag command line option.
This patch adds all the data cache instructions that are part of this
extension:
- DC IGVAC, Xt
- DC IGSW, Xt
- DC CGSW, Xt
- DC CIGSW, Xt
- DC CGVAC, Xt
- DC CGVAP, Xt
- DC CGVADP, Xt
- DC CIGVAC, Xt
- DC GVA, Xt
- DC IGDVAC, Xt
- DC IGDSW, Xt
- DC CGDSW, Xt
- DC CIGDSW, Xt
- DC CGDVAC, Xt
- DC CGDVAP, Xt
- DC CGDVADP, Xt
- DC CIGDVAC, Xt
- DC GZVA, Xt
*** opcodes/ChangeLog ***
2018-11-12 Sudakshina Das <sudi.das@arm.com>
* aarch64-opc.c (aarch64_sys_regs_dc): New entries for
IGVAC, IGSW, CGSW, CIGSW, CGVAC, CGVAP, CGVADP, CIGVAC, GVA,
IGDVAC, IGDSW, CGDSW, CIGDSW, CGDVAC, CGDVAP, CGDVADP,
CIGDVAC and GZVA.
(aarch64_sys_ins_reg_supported_p): New check for above.
*** gas/ChangeLog ***
2018-11-12 Sudakshina Das <sudi.das@arm.com>
* testsuite/gas/aarch64/sysreg-4.s: Test IGVAC, IGSW,
CGSW, CIGSW, CGVAC, CGVAP, CGVADP, CIGVAC, GVA,
IGDVAC, IGDSW, CGDSW, CIGDSW, CGDVAC, CGDVAP, CGDVADP,
CIGDVAC and GZVA with DC.
* testsuite/gas/aarch64/sysreg-4.d: Likewise.
* testsuite/gas/aarch64/illegal-sysreg-4.l: Likewise.
Diffstat (limited to 'gas')
-rw-r--r-- | gas/ChangeLog | 9 | ||||
-rw-r--r-- | gas/testsuite/gas/aarch64/illegal-sysreg-4.l | 18 | ||||
-rw-r--r-- | gas/testsuite/gas/aarch64/sysreg-4.d | 18 | ||||
-rw-r--r-- | gas/testsuite/gas/aarch64/sysreg-4.s | 23 |
4 files changed, 68 insertions, 0 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog index 1709a9e..03d44d9 100644 --- a/gas/ChangeLog +++ b/gas/ChangeLog @@ -1,5 +1,14 @@ 2018-11-12 Sudakshina Das <sudi.das@arm.com> + * testsuite/gas/aarch64/sysreg-4.s: Test IGVAC, IGSW, + CGSW, CIGSW, CGVAC, CGVAP, CGVADP, CIGVAC, GVA, + IGDVAC, IGDSW, CGDSW, CIGDSW, CGDVAC, CGDVAP, CGDVADP, + CIGDVAC and GZVA with DC. + * testsuite/gas/aarch64/sysreg-4.d: Likewise. + * testsuite/gas/aarch64/illegal-sysreg-4.l: Likewise. + +2018-11-12 Sudakshina Das <sudi.das@arm.com> + * testsuite/gas/aarch64/sysreg-4.s: Test TCO, TFSRE0_SL1, TFSR_EL1, TFSR_EL2, TFSR_EL3, TFSR_EL12, RGSR_EL1 and GCR_EL1 MSR and MRS. diff --git a/gas/testsuite/gas/aarch64/illegal-sysreg-4.l b/gas/testsuite/gas/aarch64/illegal-sysreg-4.l index 36abf4f..d431f9b 100644 --- a/gas/testsuite/gas/aarch64/illegal-sysreg-4.l +++ b/gas/testsuite/gas/aarch64/illegal-sysreg-4.l @@ -35,3 +35,21 @@ [^:]*:[0-9]+: Error: selected processor does not support system register name 'rgsr_el1' [^:]*:[0-9]+: Error: selected processor does not support system register name 'gcr_el1' [^:]*:[0-9]+: Error: selected processor does not support PSTATE field name 'tco' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'igvac' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'igsw' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgsw' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cigsw' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgvac' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgvap' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgvadp' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cigvac' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'gva' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'igdvac' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'igdsw' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgdsw' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cigdsw' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgdvac' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgdvap' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cgdvadp' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'cigdvac' +[^:]*:[0-9]+: Error: selected processor does not support system register name 'gzva' diff --git a/gas/testsuite/gas/aarch64/sysreg-4.d b/gas/testsuite/gas/aarch64/sysreg-4.d index 0abeed8..ab6e217 100644 --- a/gas/testsuite/gas/aarch64/sysreg-4.d +++ b/gas/testsuite/gas/aarch64/sysreg-4.d @@ -38,3 +38,21 @@ Disassembly of section \.text: .*: d51810a1 msr rgsr_el1, x1 .*: d51810c3 msr gcr_el1, x3 .*: d503489f msr tco, #0x8 +.*: d5087661 dc igvac, x1 +.*: d5087682 dc igsw, x2 +.*: d5087a83 dc cgsw, x3 +.*: d5087e84 dc cigsw, x4 +.*: d50b7a65 dc cgvac, x5 +.*: d50b7c66 dc cgvap, x6 +.*: d50b7d67 dc cgvadp, x7 +.*: d50b7e68 dc cigvac, x8 +.*: d50b7469 dc gva, x9 +.*: d50876aa dc igdvac, x10 +.*: d50876cb dc igdsw, x11 +.*: d5087acc dc cgdsw, x12 +.*: d5087ecd dc cigdsw, x13 +.*: d50b7aae dc cgdvac, x14 +.*: d50b7caf dc cgdvap, x15 +.*: d50b7db0 dc cgdvadp, x16 +.*: d50b7eb1 dc cigdvac, x17 +.*: d50b7492 dc gzva, x18 diff --git a/gas/testsuite/gas/aarch64/sysreg-4.s b/gas/testsuite/gas/aarch64/sysreg-4.s index d25e9b9..6c18b4a 100644 --- a/gas/testsuite/gas/aarch64/sysreg-4.s +++ b/gas/testsuite/gas/aarch64/sysreg-4.s @@ -38,3 +38,26 @@ func: # MSR (immediate) msr TCO, #8 + + # Data cache + dc igvac, x1 + dc igsw, x2 + dc cgsw, x3 + dc cigsw, x4 + dc cgvac, x5 + dc cgvap, x6 + dc cgvadp, x7 + dc cigvac, x8 + + dc gva, x9 + + dc igdvac, x10 + dc igdsw, x11 + dc cgdsw, x12 + dc cigdsw, x13 + dc cgdvac, x14 + dc cgdvap, x15 + dc cgdvadp, x16 + dc cigdvac, x17 + + dc gzva, x18 |