aboutsummaryrefslogtreecommitdiff
path: root/gas
diff options
context:
space:
mode:
authorMaciej W. Rozycki <macro@imgtec.com>2017-05-10 14:37:21 +0100
committerMaciej W. Rozycki <macro@imgtec.com>2017-05-10 14:38:49 +0100
commitf78c0b915888ab388f9bdac826d7ac18dc944c28 (patch)
tree7e120b468f66cb40ac53a5bcf464c393582df5e6 /gas
parent58667758b1f907f8983d8a065333e3c38e311e88 (diff)
downloadgdb-f78c0b915888ab388f9bdac826d7ac18dc944c28.zip
gdb-f78c0b915888ab388f9bdac826d7ac18dc944c28.tar.gz
gdb-f78c0b915888ab388f9bdac826d7ac18dc944c28.tar.bz2
MIPS/GAS/testsuite: Remove stale `mips16-macro' list test output
Complement commit c60aaac10f9a1 ("MIPS/GAS/testsuite: Extend MIPS16 testing over multiple ISAs") and remove a stale `mips16-macro' list test output replaced with the `mips16-32@mips16-macro' stderr output. gas/ * testsuite/gas/mips/mips16-macro.l: Remove list test.
Diffstat (limited to 'gas')
-rw-r--r--gas/ChangeLog4
-rw-r--r--gas/testsuite/gas/mips/mips16-macro.l12
2 files changed, 4 insertions, 12 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog
index 1e952fa..b403aca 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,5 +1,9 @@
2017-05-10 Maciej W. Rozycki <macro@imgtec.com>
+ * testsuite/gas/mips/mips16-macro.l: Remove list test.
+
+2017-05-10 Maciej W. Rozycki <macro@imgtec.com>
+
* testsuite/gas/mips/r3900@ecoff@ld.d: Remove test.
* testsuite/gas/mips/mips2@ecoff@ld.d: Remove test.
* testsuite/gas/mips/mips32@ecoff@ld.d: Remove test.
diff --git a/gas/testsuite/gas/mips/mips16-macro.l b/gas/testsuite/gas/mips/mips16-macro.l
deleted file mode 100644
index 7310371..0000000
--- a/gas/testsuite/gas/mips/mips16-macro.l
+++ /dev/null
@@ -1,12 +0,0 @@
-.*: Assembler messages:
-.*:6: Error: opcode not supported on this processor: mips1 \(mips1\) `ddiv \$4,\$5,\$6'
-.*:7: Error: opcode not supported on this processor: mips1 \(mips1\) `ddivu \$5,\$6,\$7'
-.*:10: Error: opcode not supported on this processor: mips1 \(mips1\) `drem \$2,\$3,\$4'
-.*:11: Error: opcode not supported on this processor: mips1 \(mips1\) `dremu \$3,\$4,\$5'
-.*:13: Error: opcode not supported on this processor: mips1 \(mips1\) `dmul \$5,\$6,\$7'
-.*:20: Error: opcode not supported on this processor: mips1 \(mips1\) `dsubu \$4,-32767'
-.*:21: Error: opcode not supported on this processor: mips1 \(mips1\) `dsubu \$6,6'
-.*:22: Error: opcode not supported on this processor: mips1 \(mips1\) `dsubu \$7,32768'
-.*:23: Error: opcode not supported on this processor: mips1 \(mips1\) `dsubu \$2,\$4,-16383'
-.*:24: Error: opcode not supported on this processor: mips1 \(mips1\) `dsubu \$3,\$7,8'
-.*:25: Error: opcode not supported on this processor: mips1 \(mips1\) `dsubu \$4,\$5,16384'