aboutsummaryrefslogtreecommitdiff
path: root/gas
diff options
context:
space:
mode:
authorMarcus Comstedt <marcus@mc.pp.se>2021-01-05 22:50:37 +0100
committerNelson Chu <nelson.chu@sifive.com>2021-01-06 18:08:20 +0800
commit286d2f2cd79ef42dfd76de7f7ce046673848a02d (patch)
treea6d3da28ee496a8b02e6699ea40b879bbff85ca2 /gas
parentf36ce378b46fd6a1451553e886502d39bec6edea (diff)
downloadgdb-286d2f2cd79ef42dfd76de7f7ce046673848a02d.zip
gdb-286d2f2cd79ef42dfd76de7f7ce046673848a02d.tar.gz
gdb-286d2f2cd79ef42dfd76de7f7ce046673848a02d.tar.bz2
RISC-V: Mention -mbig-endian and -mlittle-endian in doc
gas/ * doc/as.texi: Add -mlittle-endian and -mbig-endian to docs. * doc/c-riscv.texi: Likewise.
Diffstat (limited to 'gas')
-rw-r--r--gas/ChangeLog5
-rw-r--r--gas/doc/as.texi1
-rw-r--r--gas/doc/c-riscv.texi8
3 files changed, 14 insertions, 0 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog
index 4c500ed..33e6e3e 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,5 +1,10 @@
2021-01-06 Marcus Comstedt <marcus@mc.pp.se>
+ * doc/as.texi: Add -mlittle-endian and -mbig-endian to docs.
+ * doc/c-riscv.texi: Likewise.
+
+2021-01-06 Marcus Comstedt <marcus@mc.pp.se>
+
* testsuite/gas/riscv/li32.d: Accept bigriscv in addition
to littleriscv.
* testsuite/gas/riscv/li64.d: Likewise.
diff --git a/gas/doc/as.texi b/gas/doc/as.texi
index ac45967..cf3597f 100644
--- a/gas/doc/as.texi
+++ b/gas/doc/as.texi
@@ -536,6 +536,7 @@ gcc(1), ld(1), and the Info entries for @file{binutils} and @file{ld}.
[@b{-fpic}|@b{-fPIC}|@b{-fno-pic}]
[@b{-march}=@var{ISA}]
[@b{-mabi}=@var{ABI}]
+ [@b{-mlittle-endian}|@b{-mbig-endian}]
@end ifset
@ifset RL78
diff --git a/gas/doc/c-riscv.texi b/gas/doc/c-riscv.texi
index eedd831..e945482 100644
--- a/gas/doc/c-riscv.texi
+++ b/gas/doc/c-riscv.texi
@@ -99,6 +99,14 @@ read-only CSR can not be written by the CSR instructions.
@cindex @samp{-mno-csr-check} option, RISC-V
@item -mno-csr-check
Don't do CSR checking.
+
+@cindex @samp{-mlittle-endian} option, RISC-V
+@item -mlittle-endian
+Generate code for a little endian machine.
+
+@cindex @samp{-mbig-endian} option, RISC-V
+@item -mbig-endian
+Generate code for a big endian machine.
@end table
@c man end