diff options
| author | Cooper Qu <cooper.qu@linux.alibaba.com> | 2020-10-12 22:31:14 +0800 |
|---|---|---|
| committer | Lifang Xia <xlf194833_xia@alibaba-inc.com> | 2020-10-26 16:26:32 +0800 |
| commit | eae61d61e97dee34d0d8433eddc1d69dd5579b9c (patch) | |
| tree | a3faf535817d3aa91d810dc3ec0a1506607932ef /gas/testsuite | |
| parent | 9d1ccf22fd6a231dc45a334b09416eedf9f52e8d (diff) | |
| download | gdb-eae61d61e97dee34d0d8433eddc1d69dd5579b9c.zip gdb-eae61d61e97dee34d0d8433eddc1d69dd5579b9c.tar.gz gdb-eae61d61e97dee34d0d8433eddc1d69dd5579b9c.tar.bz2 | |
CSKY: Change plsl.u16 to plsl.16.
gas/
* testsuite/gas/csky/enhance_dsp.s : Change plsl.u16 to plsl.16.
* testsuite/gas/csky/enhance_dsp.d : Change plsl.u16 to plsl.16.
opcodes/
* csky-opc.h (csky_v2_opcodes): Change plsl.u16 to plsl.16.
Change-Id: Ifb43573192e215527355f6541365b9f6a8ec80a4
Diffstat (limited to 'gas/testsuite')
| -rw-r--r-- | gas/testsuite/gas/csky/enhance_dsp.d | 2 | ||||
| -rw-r--r-- | gas/testsuite/gas/csky/enhance_dsp.s | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/gas/testsuite/gas/csky/enhance_dsp.d b/gas/testsuite/gas/csky/enhance_dsp.d index 17b33ea..5733fc6 100644 --- a/gas/testsuite/gas/csky/enhance_dsp.d +++ b/gas/testsuite/gas/csky/enhance_dsp.d @@ -110,7 +110,7 @@ Disassembly of section \.text: \s*[0-9a-f]*:\s*f8e3d302\s*plsri\.u16\.r\s*r2,\s*r3,\s*8 \s*[0-9a-f]*:\s*f883d342\s*plsr\.u16\.r\s*r2,\s*r3,\s*r4 \s*[0-9a-f]*:\s*f8e3d402\s*plsli\.16\s*r2,\s*r3,\s*8 -\s*[0-9a-f]*:\s*fa03d442\s*plsl\.u16\s*r2,\s*r3,\s*r16 +\s*[0-9a-f]*:\s*fa03d442\s*plsl\.16\s*r2,\s*r3,\s*r16 \s*[0-9a-f]*:\s*f8e3d502\s*plsli\.u16\.s\s*r2,\s*r3,\s*8 \s*[0-9a-f]*:\s*f8e3d582\s*plsli\.s16\.s\s*r2,\s*r3,\s*8 \s*[0-9a-f]*:\s*f883d542\s*plsl\.u16\.s\s*r2,\s*r3,\s*r4 diff --git a/gas/testsuite/gas/csky/enhance_dsp.s b/gas/testsuite/gas/csky/enhance_dsp.s index 32772e2..4081a28 100644 --- a/gas/testsuite/gas/csky/enhance_dsp.s +++ b/gas/testsuite/gas/csky/enhance_dsp.s @@ -110,7 +110,7 @@ hello: plsri.u16.r r2, r3, 8 plsr.u16.r r2, r3, r4 plsli.16 r2, r3, 8 - plsl.u16 r2, r3, r16 + plsl.16 r2, r3, r16 plsli.u16.s r2, r3, 8 plsli.s16.s r2, r3, 8 plsl.u16.s r2, r3, r4 |