diff options
author | Roland Pesch <pesch@cygnus> | 1992-11-23 21:59:41 +0000 |
---|---|---|
committer | Roland Pesch <pesch@cygnus> | 1992-11-23 21:59:41 +0000 |
commit | fecdbc3cc5a5f047699cd26d310605bd746b0749 (patch) | |
tree | 7a93201e6bb3a5aebeff3f972f59fa48036715b0 /gas/doc/as.texinfo | |
parent | 355afbcd8b1a0253180ac565f8e7a18afdfc5977 (diff) | |
download | gdb-fecdbc3cc5a5f047699cd26d310605bd746b0749.zip gdb-fecdbc3cc5a5f047699cd26d310605bd746b0749.tar.gz gdb-fecdbc3cc5a5f047699cd26d310605bd746b0749.tar.bz2 |
Format corrections to permit running through makeinfo and TeX without errors.
Diffstat (limited to 'gas/doc/as.texinfo')
-rw-r--r-- | gas/doc/as.texinfo | 15 |
1 files changed, 7 insertions, 8 deletions
diff --git a/gas/doc/as.texinfo b/gas/doc/as.texinfo index e81db60..3f89df2 100644 --- a/gas/doc/as.texinfo +++ b/gas/doc/as.texinfo @@ -5255,9 +5255,8 @@ _CHAPSEC__(0+_GENERIC__) Z8000 Dependent Features @cindex Z8000 support @menu -* Z8000 Options:: Options -* Z8000 Syntax:: Syntax -* Z8000 Directives:: Z8000 Machine Directives +* Z8000 Options:: No special command-line options for Z8000 +* Z8000 Syntax:: Assembler Syntax for the Z8000 * Z8000 Opcodes:: Opcodes @end menu @@ -5289,7 +5288,7 @@ _CHAPSEC__(2+_GENERIC__) Special Characters @cindex Z8000 line separator @samp{;} can be used instead of a newline to separate statements. -@node Z8000 +@node Z8000-Regs _CHAPSEC__(2+_GENERIC__) Register Names @cindex Z8000 registers @@ -5297,7 +5296,7 @@ _CHAPSEC__(2+_GENERIC__) Register Names The Z8000 has sixteen 16 bit registers, numbered 0 to 15. You can refer to different sized groups of registers with the prefix @samp{r} for 16 bit registers, @samp{rr} for 32 bit registers and @samp{rq} for 64 bit registers. The first eight of the sixteen -16 bit registers may also be accessed by bytes. They are named @samp{r@var{n}h} and @samp{r@var{n}l}}. +16 bit registers may also be accessed by bytes. They are named @samp{r@var{n}h} and @samp{r@var{n}l}. @example byte registers r0l r0h r1h r1l r2h r2l r3h r3l r4h r4l r5h r5l r6h r6l r7h r7l @@ -5323,7 +5322,7 @@ Register direct @item @@r@var{n} Indirect register -@item var{address} +@item @var{address} Direct: the 16/24 bit address of the operand is in the instruction. @item address(r@var{n}) @@ -5372,7 +5371,7 @@ Synonym for .long Synonym for .byte @item sval Assemble a string. -@code {sval} expects one string literal, delimited by single quotes. It assembles each byte of the string into consecutive addresses. Single quote +@code{sval} expects one string literal, delimited by single quotes. It assembles each byte of the string into consecutive addresses. Single quote and other non-representable characters may be descrbed by escaping them with a percent sign and their ascii value as a two digit hex number. @@ -5398,8 +5397,8 @@ synonym for @code{.align 1} The following table summarizes the opcodes and their arguments: @c kluge due to lack of group outside example @page -@group @smallexample +@group rs @r{16 bit source register} rd @r{16 bit destination register} |