aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
diff options
context:
space:
mode:
authorBernd Schmidt <bernds@codesourcery.com>2008-03-26 15:58:27 +0000
committerBernd Schmidt <bernds@codesourcery.com>2008-03-26 15:58:27 +0000
commitc1db045b89dfb593a18aabb0e2b868b7b717d940 (patch)
treecb4832d099de0596f0728a5ce982de40ed8d7eea /gas/ChangeLog
parent99bfa74a539321b7c476a33880f9afa04d69894a (diff)
downloadgdb-c1db045b89dfb593a18aabb0e2b868b7b717d940.zip
gdb-c1db045b89dfb593a18aabb0e2b868b7b717d940.tar.gz
gdb-c1db045b89dfb593a18aabb0e2b868b7b717d940.tar.bz2
gas/:
* config/bfin-parse.y (check_macfunc_option): New. (check_macfuncs): Check option by calling check_macfunc_option. Fix comparison always true warnings. Both scalar instructions of vector instruction must share the same mode option. Only allow option mode at the end of the second instruction of the vector. (asm_1): Check option by calling check_macfunc_option. gas/testsuite/: * gas/bfin/expected_errors.l, gas/bfin/expected_errors.s: Add tests for bad options of "multiply and multipy-accumulate to accumulator" instructions. Add new vector instruction option mode tests. * gas/bfin/vector2.s: Add new vector instruction option mode test. * gas/bfin/vector2.d: Adjust accordingly. * gas/bfin/expected_errors.s, gas/bfin/expected_errors.l: Add test for mismatched half registers in vector multipy-accumulate instructions.
Diffstat (limited to 'gas/ChangeLog')
-rw-r--r--gas/ChangeLog8
1 files changed, 7 insertions, 1 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog
index 1cab30a..cffe062 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -2,8 +2,14 @@
From Jie Zhang <jie.zhang@analog.com>
* config/bfin-parse.y (asm_1): Check AREGS in comparison
- instructions. And call yyerror () when comparing PREG with
+ instructions. And call yyerror when comparing PREG with
DREG.
+ (check_macfunc_option): New.
+ (check_macfuncs): Check option by calling check_macfunc_option.
+ Fix comparison always true warnings. Both scalar instructions
+ of vector instruction must share the same mode option. Only allow
+ option mode at the end of the second instruction of the vector.
+ (asm_1): Check option by calling check_macfunc_option.
2008-03-19 Andreas Krebbel <krebbel1@de.ibm.com>