diff options
| author | H.J. Lu <hjl.tools@gmail.com> | 2019-03-18 03:50:45 +0800 |
|---|---|---|
| committer | H.J. Lu <hjl.tools@gmail.com> | 2019-03-18 03:51:50 +0800 |
| commit | 99112332cda2e63d33959ac8ea2ed13524b09bd6 (patch) | |
| tree | 5dc762d698d2a2b62d4552a505516c7b91b78b76 /gas/ChangeLog | |
| parent | d4cbef22ba406707a4fcb30a7a57308447626f14 (diff) | |
| download | gdb-99112332cda2e63d33959ac8ea2ed13524b09bd6.zip gdb-99112332cda2e63d33959ac8ea2ed13524b09bd6.tar.gz gdb-99112332cda2e63d33959ac8ea2ed13524b09bd6.tar.bz2 | |
x86: Encode 256-bit/512-bit VEX/EVEX insns with 128-bit VEX
Since all AVX512 processors support AVX, we can encode 256-bit/512-bit
VEX/EVEX vector register clearing instructions with 128-bit VEX vector
register clearing instructions at -O1.
* config/tc-i386.c (optimize_encoding): Encode 256-bit/512-bit
VEX/EVEX vector register clearing instructions with 128-bit VEX
vector register clearing instructions at -O1.
* doc/c-i386.texi: Update -O1 and -O2 documentation.
* testsuite/gas/i386/i386.exp: Run optimize-1a and
x86-64-optimize-2a.
* testsuite/gas/i386/optimize-1a.d: New file.
* testsuite/gas/i386/x86-64-optimize-2a.d: Likewise.
Diffstat (limited to 'gas/ChangeLog')
| -rw-r--r-- | gas/ChangeLog | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog index e5907d1..3ab51c7 100644 --- a/gas/ChangeLog +++ b/gas/ChangeLog @@ -1,3 +1,14 @@ +2019-03-18 H.J. Lu <hongjiu.lu@intel.com> + + * config/tc-i386.c (optimize_encoding): Encode 256-bit/512-bit + VEX/EVEX vector register clearing instructions with 128-bit VEX + vector register clearing instructions at -O1. + * doc/c-i386.texi: Update -O1 and -O2 documentation. + * testsuite/gas/i386/i386.exp: Run optimize-1a and + x86-64-optimize-2a. + * testsuite/gas/i386/optimize-1a.d: New file. + * testsuite/gas/i386/x86-64-optimize-2a.d: Likewise. + 2019-03-17 H.J. Lu <hongjiu.lu@intel.com> PR gas/24353 |