aboutsummaryrefslogtreecommitdiff
path: root/cpu/m32c.cpu
diff options
context:
space:
mode:
authorAndrew Burgess <andrew.burgess@embecosm.com>2017-11-09 20:59:13 +0000
committerAndrew Burgess <andrew.burgess@embecosm.com>2018-03-06 09:59:09 +0000
commitdbbb1059e62e9fed10b429c030f76f782cbc1fc4 (patch)
tree344ac48ce4ad6c3f4b4e1cfcd40cfc7ba571bf52 /cpu/m32c.cpu
parent5dc4391345f6e86906a57af1434025cfb47b4100 (diff)
downloadgdb-dbbb1059e62e9fed10b429c030f76f782cbc1fc4.zip
gdb-dbbb1059e62e9fed10b429c030f76f782cbc1fc4.tar.gz
gdb-dbbb1059e62e9fed10b429c030f76f782cbc1fc4.tar.bz2
gdb: Initial baremetal riscv support
This commit introduces basic support for baremetal RiscV as a GDB target. This target is currently only tested against the RiscV software simulator, which is not included as part of this commit. The target has been tested against the following RiscV variants: rv32im, rv32imc, rv32imf, rv32imfc, rv64im, rv64imc, rv64imfd, rv64imfdc. Across these variants we pass on average 34858 tests, and fail 272 tests, which is ~0.8%. The RiscV has a feature of its ABI where structures with a single floating point field, a single complex float field, or one float and one integer field are treated differently for argument passing. The new test gdb.base/infcall-nested-structs.exp is added to cover this feature. As passing these structures should work on all targets then I've made the test as a generic one, even though, for most targets, there's probably nothing special about any of these cases. gdb/ChangeLog: * Makefile.in (ALL_TARGET_OBS): Add riscv-tdep.o (HFILES_NO_SRCDIR): Add riscv-tdep.h. (ALLDEPFILES): Add riscv-tdep.c * configure.tgt: Add riscv support. * riscv-tdep.c: New file. * riscv-tdep.h: New file. * NEWS: Mention new target. * MAINTAINERS: Add entry for riscv. gdb/testsuite/ChangeLog: * gdb.base/infcall-nested-structs.exp: New file. * gdb.base/infcall-nested-structs.c: New file. * gdb.base/float.exp: Add riscv support.
Diffstat (limited to 'cpu/m32c.cpu')
0 files changed, 0 insertions, 0 deletions