diff options
| author | Peter Bergner <bergner@linux.ibm.com> | 2024-02-09 10:51:30 -0600 |
|---|---|---|
| committer | Peter Bergner <bergner@linux.ibm.com> | 2024-02-09 10:52:23 -0600 |
| commit | 4199cf1e152daab0460f08cc7dbd1f727ac3e4cc (patch) | |
| tree | 4bb26d910924f99e0a2fef7cf065bbdc35d17fd3 /binutils | |
| parent | 590a4cb21e8e2883fcc8796eab20a110e77f9e2f (diff) | |
| download | gdb-4199cf1e152daab0460f08cc7dbd1f727ac3e4cc.zip gdb-4199cf1e152daab0460f08cc7dbd1f727ac3e4cc.tar.gz gdb-4199cf1e152daab0460f08cc7dbd1f727ac3e4cc.tar.bz2 | |
PowerPC: Add support for Power11 options
binutils/
* doc/binutils.texi (PowerPC -M option): Mention power11 and pwr11.
gas/
* config/tc-ppc.c: (md_show_usage): Mention -mpower11 and -mpwr11.
* doc/c-ppc.texi: Likewise.
opcodes/
* ppc-dis.c (ppc_opts): Add "power11" and "pwr11" entries.
(powerpc_init_dialect): Default to "power11".
Diffstat (limited to 'binutils')
| -rw-r--r-- | binutils/doc/binutils.texi | 11 |
1 files changed, 6 insertions, 5 deletions
diff --git a/binutils/doc/binutils.texi b/binutils/doc/binutils.texi index e0028ee..50cc470 100644 --- a/binutils/doc/binutils.texi +++ b/binutils/doc/binutils.texi @@ -2662,11 +2662,12 @@ rather than @code{li}. All of the @option{-m} arguments for @option{e300}, @option{e500}, @option{e500mc}, @option{e500mc64}, @option{e500x2}, @option{e5500}, @option{e6500}, @option{efs}, @option{power4}, @option{power5}, @option{power6}, @option{power7}, -@option{power8}, @option{power9}, @option{power10}, @option{ppc}, -@option{ppc32}, @option{ppc64}, @option{ppc64bridge}, @option{ppcps}, -@option{pwr}, @option{pwr2}, @option{pwr4}, @option{pwr5}, @option{pwr5x}, -@option{pwr6}, @option{pwr7}, @option{pwr8}, @option{pwr9}, @option{pwr10}, -@option{pwrx}, @option{titan}, @option{vle}, and @option{future}. +@option{power8}, @option{power9}, @option{power10}, @option{power11}, +@option{ppc}, @option{ppc32}, @option{ppc64}, @option{ppc64bridge}, +@option{ppcps}, @option{pwr}, @option{pwr2}, @option{pwr4}, @option{pwr5}, +@option{pwr5x}, @option{pwr6}, @option{pwr7}, @option{pwr8}, @option{pwr9}, +@option{pwr10}, @option{pwr11}, @option{pwrx}, @option{titan}, @option{vle}, +and @option{future}. @option{32} and @option{64} modify the default or a prior CPU selection, disabling and enabling 64-bit insns respectively. In addition, @option{altivec}, @option{any}, @option{lsp}, @option{htm}, |