diff options
| author | Tsukasa OI <research_trasio@irq.a4lg.com> | 2022-10-24 15:05:58 +0000 |
|---|---|---|
| committer | Tsukasa OI <research_trasio@irq.a4lg.com> | 2023-09-05 04:57:09 +0000 |
| commit | 404def8928b5746573e24dc31c6fd6ec5b07d97f (patch) | |
| tree | 870c1f8728b0e372c6f3ae9a63b33c43d61d73bf /bfd/elfxx-riscv.c | |
| parent | 2a546455f456ad190e8c4785fd2b170659bf2236 (diff) | |
| download | gdb-404def8928b5746573e24dc31c6fd6ec5b07d97f.zip gdb-404def8928b5746573e24dc31c6fd6ec5b07d97f.tar.gz gdb-404def8928b5746573e24dc31c6fd6ec5b07d97f.tar.bz2 | |
RISC-V: Add stub support for the 'Svadu' extension
This commit implements support for 'Svadu' extension. Because it does not
add any instructions or CSRs (but adds bits to existing CSRs), this commit
only adds extension name support and implication to the 'Zicsr' extension.
This is based on the "Hardware Updating of PTE A/D Bits (Svadu)"
specification, version 1.0-rc1 (Frozen):
<https://github.com/riscv/riscv-svadu/releases/tag/v1.0-rc1>
bfd/ChangeLog:
* elfxx-riscv.c (riscv_implicit_subsets): Add implication from
'Svadu' to 'Zicsr'. (riscv_supported_std_s_ext) Add 'Svadu'.
Diffstat (limited to 'bfd/elfxx-riscv.c')
| -rw-r--r-- | bfd/elfxx-riscv.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/bfd/elfxx-riscv.c b/bfd/elfxx-riscv.c index ff61a601..e642a05 100644 --- a/bfd/elfxx-riscv.c +++ b/bfd/elfxx-riscv.c @@ -1190,6 +1190,7 @@ static struct riscv_implicit_subset riscv_implicit_subsets[] = {"sscofpmf", "zicsr", check_implicit_always}, {"ssstateen", "zicsr", check_implicit_always}, {"sstc", "zicsr", check_implicit_always}, + {"svadu", "zicsr", check_implicit_always}, {NULL, NULL, NULL} }; @@ -1336,6 +1337,7 @@ static struct riscv_supported_ext riscv_supported_std_s_ext[] = {"sscofpmf", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, {"ssstateen", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, {"sstc", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, + {"svadu", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, {"svinval", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, {"svnapot", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, {"svpbmt", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, |