diff options
author | Srinath Parvathaneni <srinath.parvathaneni@arm.com> | 2019-09-10 11:44:37 +0100 |
---|---|---|
committer | Srinath Parvathaneni <srinath.parvathaneni@arm.com> | 2019-09-10 11:44:54 +0100 |
commit | efd0b3103f0fbbaa8dac86d82263b46a88b27461 (patch) | |
tree | a90e401abd9d2c20be96c68b3b916f3a7bb2a924 /bfd/cpu-riscv.c | |
parent | a084a2a6a181c2206be4ba29b21dc0ae441ab4e9 (diff) | |
download | gdb-efd0b3103f0fbbaa8dac86d82263b46a88b27461.zip gdb-efd0b3103f0fbbaa8dac86d82263b46a88b27461.tar.gz gdb-efd0b3103f0fbbaa8dac86d82263b46a88b27461.tar.bz2 |
[PATCH][ARM][GAS]: Support to MVE VCTP instruction.
This patch adds support for MVE VCTP instruction in assembler.
gas ChangeLog:
2019-09-10 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
* config/tc-arm.c (M_MNEM_vctp): Add new Mnemonic.
(do_mve_vctp): Add function to encode VCTP instruction.
* testsuite/gas/arm/mve-vctp-bad.d: New test.
* testsuite/gas/arm/mve-vctp-bad.l: Likewise.
* testsuite/gas/arm/mve-vctp-bad.s: Likewise.
* testsuite/gas/arm/mve-vctp.d: Likewise.
* testsuite/gas/arm/mve-vctp.s: Likewise.
Diffstat (limited to 'bfd/cpu-riscv.c')
0 files changed, 0 insertions, 0 deletions