aboutsummaryrefslogtreecommitdiff
path: root/bfd/archures.c
diff options
context:
space:
mode:
authorAlan Modra <amodra@gmail.com>2020-02-08 11:14:54 +1030
committerAlan Modra <amodra@gmail.com>2020-02-10 15:28:23 +1030
commite1f85e11f5875ac00a4b41f0ac45f1ba16fe5aed (patch)
tree9243d5340a503a2e58d987358857140ce43ad2ae /bfd/archures.c
parenta6740d29a063caa3699cd97305ffcc5cbf2ae9e1 (diff)
downloadgdb-e1f85e11f5875ac00a4b41f0ac45f1ba16fe5aed.zip
gdb-e1f85e11f5875ac00a4b41f0ac45f1ba16fe5aed.tar.gz
gdb-e1f85e11f5875ac00a4b41f0ac45f1ba16fe5aed.tar.bz2
z80 comments in archures.c
bfd-in2.h didn't match what was in archures.c and reloc.c. This fixes overlong comment lines and regenerates bfd-in2.h. * archures.c: Wrap overlong z80 comments. * bfd-in2.h: Regenerate.
Diffstat (limited to 'bfd/archures.c')
-rw-r--r--bfd/archures.c28
1 files changed, 19 insertions, 9 deletions
diff --git a/bfd/archures.c b/bfd/archures.c
index 5789ea2..885b027 100644
--- a/bfd/archures.c
+++ b/bfd/archures.c
@@ -504,15 +504,25 @@ DESCRIPTION
. bfd_arch_xtensa, {* Tensilica's Xtensa cores. *}
.#define bfd_mach_xtensa 1
. bfd_arch_z80,
-.#define bfd_mach_z80strict 1 {* Zilog Z80 without undocumented opcodes. *}
-.#define bfd_mach_z180 2 {* Zilog Z180: successor with additional instructions, but without halves of ix and iy *}
-.#define bfd_mach_z80 3 {* Zilog Z80 with ixl, ixh, iyl, and iyh. *}
-.#define bfd_mach_ez80_z80 4 {* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode *}
-.#define bfd_mach_ez80_adl 5 {* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode *}
-.#define bfd_mach_z80n 6 {* Z80N *}
-.#define bfd_mach_z80full 7 {* Zilog Z80 with all undocumented instructions. *}
-.#define bfd_mach_gbz80 8 {* GameBoy Z80 (reduced instruction set) *}
-.#define bfd_mach_r800 11 {* Ascii R800: successor with multiplication. *}
+.{* Zilog Z80 without undocumented opcodes. *}
+.#define bfd_mach_z80strict 1
+.{* Zilog Z180: successor with additional instructions, but without
+. halves of ix and iy. *}
+.#define bfd_mach_z180 2
+.{* Zilog Z80 with ixl, ixh, iyl, and iyh. *}
+.#define bfd_mach_z80 3
+.{* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode. *}
+.#define bfd_mach_ez80_z80 4
+.{* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode. *}
+.#define bfd_mach_ez80_adl 5
+.{* Z80N *}
+.#define bfd_mach_z80n 6
+.{* Zilog Z80 with all undocumented instructions. *}
+.#define bfd_mach_z80full 7
+.{* GameBoy Z80 (reduced instruction set). *}
+.#define bfd_mach_gbz80 8
+.{* ASCII R800: successor with multiplication. *}
+.#define bfd_mach_r800 11
. bfd_arch_lm32, {* Lattice Mico32. *}
.#define bfd_mach_lm32 1
. bfd_arch_microblaze,{* Xilinx MicroBlaze. *}