aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorPrzemyslaw Wirkus <przemyslaw.wirkus@arm.com>2021-09-30 20:56:18 +0100
committerPrzemyslaw Wirkus <przemyslaw.wirkus@arm.com>2021-09-30 20:56:18 +0100
commitdb67a8d5941307babd6342fbd52a68ca3d3d974b (patch)
treea82808eadc601f437ac228bec6615dc8ef12b07a
parent98ab23ab20651137be7a258b757cda011a52a727 (diff)
downloadgdb-db67a8d5941307babd6342fbd52a68ca3d3d974b.zip
gdb-db67a8d5941307babd6342fbd52a68ca3d3d974b.tar.gz
gdb-db67a8d5941307babd6342fbd52a68ca3d3d974b.tar.bz2
aarch64: Enable Cortex-A710 CPU
This patch is adding support for Cortex-A710 CPU. gas/ * NEWS: Update docs. * config/tc-aarch64.c: Add Cortex-A710. * doc/c-aarch64.texi: Update docs.
-rw-r--r--gas/NEWS2
-rw-r--r--gas/config/tc-aarch64.c6
-rw-r--r--gas/doc/c-aarch64.texi1
3 files changed, 8 insertions, 1 deletions
diff --git a/gas/NEWS b/gas/NEWS
index fbd891a..1c556d3 100644
--- a/gas/NEWS
+++ b/gas/NEWS
@@ -1,6 +1,6 @@
-*- text -*-
-* Add support for Cortex-A510 for AArch64.
+* Add support for Cortex-A510 and Cortex-A710 for AArch64.
* Outputs of .ds.x directive and .tfloat directive with hex input from
x86 assembler have been reduced from 12 bytes to 10 bytes to match the
diff --git a/gas/config/tc-aarch64.c b/gas/config/tc-aarch64.c
index 573633f..490ebd7 100644
--- a/gas/config/tc-aarch64.c
+++ b/gas/config/tc-aarch64.c
@@ -9057,6 +9057,12 @@ static const struct aarch64_cpu_option_table aarch64_cpus[] = {
| AARCH64_FEATURE_MEMTAG
| AARCH64_FEATURE_SVE2_BITPERM),
"Cortex-A510"},
+ {"cortex-a710", AARCH64_FEATURE (AARCH64_ARCH_V9,
+ AARCH64_FEATURE_BFLOAT16
+ | AARCH64_FEATURE_I8MM
+ | AARCH64_FEATURE_MEMTAG
+ | AARCH64_FEATURE_SVE2_BITPERM),
+ "Cortex-A710"},
{"ares", AARCH64_FEATURE (AARCH64_ARCH_V8_2,
AARCH64_FEATURE_RCPC | AARCH64_FEATURE_F16
| AARCH64_FEATURE_DOTPROD
diff --git a/gas/doc/c-aarch64.texi b/gas/doc/c-aarch64.texi
index 3c9aeb0..ec2cdca 100644
--- a/gas/doc/c-aarch64.texi
+++ b/gas/doc/c-aarch64.texi
@@ -72,6 +72,7 @@ on the target processor. The following processor names are recognized:
@code{cortex-a78ae},
@code{cortex-a78c},
@code{cortex-a510},
+@code{cortex-a710},
@code{ares},
@code{exynos-m1},
@code{falkor},