aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHans-Peter Nilsson <hp@axis.com>2007-02-20 00:14:11 +0000
committerHans-Peter Nilsson <hp@axis.com>2007-02-20 00:14:11 +0000
commit6a4669ea53eb49d3caeaa5dcc1a737e9acef530f (patch)
treeac02b8b830c3c0833824d88923e6b160ba42f838
parentf4354dfb6a38faed3462378ca01d0bf56916dd29 (diff)
downloadgdb-6a4669ea53eb49d3caeaa5dcc1a737e9acef530f.zip
gdb-6a4669ea53eb49d3caeaa5dcc1a737e9acef530f.tar.gz
gdb-6a4669ea53eb49d3caeaa5dcc1a737e9acef530f.tar.bz2
* cris/traps.c (dump_statistics): Change format for cycle numbers
to %llu and cast parameters to unsigned long long.
-rw-r--r--sim/ChangeLog5
-rw-r--r--sim/cris/traps.c38
2 files changed, 24 insertions, 19 deletions
diff --git a/sim/ChangeLog b/sim/ChangeLog
index 245766a..f34b862 100644
--- a/sim/ChangeLog
+++ b/sim/ChangeLog
@@ -1,3 +1,8 @@
+2007-02-20 Hans-Peter Nilsson <hp@axis.com>
+
+ * cris/traps.c (dump_statistics): Change format for cycle numbers
+ to %llu and cast parameters to unsigned long long.
+
2007-02-16 Thiemo Seufer <ths@mips.com>
* Makefile.in (FLAGS_TO_PASS, TARGET_FLAGS_TO_PASS): Add RUNTEST.
diff --git a/sim/cris/traps.c b/sim/cris/traps.c
index 875a31e..02056cc 100644
--- a/sim/cris/traps.c
+++ b/sim/cris/traps.c
@@ -870,25 +870,25 @@ dump_statistics (SIM_CPU *current_cpu)
/* For v32, unaligned_mem_dword_count should always be 0. For
v10, memsrc_stall_count should always be 0. */
- sim_io_eprintf (sd, "Memory source stall cycles: %lld\n",
- profp->memsrc_stall_count
- + profp->unaligned_mem_dword_count);
- sim_io_eprintf (sd, "Memory read-after-write stall cycles: %lld\n",
- profp->memraw_stall_count);
- sim_io_eprintf (sd, "Movem source stall cycles: %lld\n",
- profp->movemsrc_stall_count);
- sim_io_eprintf (sd, "Movem destination stall cycles: %lld\n",
- profp->movemdst_stall_count);
- sim_io_eprintf (sd, "Movem address stall cycles: %lld\n",
- profp->movemaddr_stall_count);
- sim_io_eprintf (sd, "Multiplication source stall cycles: %lld\n",
- profp->mulsrc_stall_count);
- sim_io_eprintf (sd, "Jump source stall cycles: %lld\n",
- profp->jumpsrc_stall_count);
- sim_io_eprintf (sd, "Branch misprediction stall cycles: %lld\n",
- profp->branch_stall_count);
- sim_io_eprintf (sd, "Jump target stall cycles: %lld\n",
- profp->jumptarget_stall_count);
+ sim_io_eprintf (sd, "Memory source stall cycles: %llu\n",
+ (unsigned long long) (profp->memsrc_stall_count
+ + profp->unaligned_mem_dword_count));
+ sim_io_eprintf (sd, "Memory read-after-write stall cycles: %llu\n",
+ (unsigned long long) profp->memraw_stall_count);
+ sim_io_eprintf (sd, "Movem source stall cycles: %llu\n",
+ (unsigned long long) profp->movemsrc_stall_count);
+ sim_io_eprintf (sd, "Movem destination stall cycles: %llu\n",
+ (unsigned long long) profp->movemdst_stall_count);
+ sim_io_eprintf (sd, "Movem address stall cycles: %llu\n",
+ (unsigned long long) profp->movemaddr_stall_count);
+ sim_io_eprintf (sd, "Multiplication source stall cycles: %llu\n",
+ (unsigned long long) profp->mulsrc_stall_count);
+ sim_io_eprintf (sd, "Jump source stall cycles: %llu\n",
+ (unsigned long long) profp->jumpsrc_stall_count);
+ sim_io_eprintf (sd, "Branch misprediction stall cycles: %llu\n",
+ (unsigned long long) profp->branch_stall_count);
+ sim_io_eprintf (sd, "Jump target stall cycles: %llu\n",
+ (unsigned long long) profp->jumptarget_stall_count);
}
/* Check whether any part of [addr .. addr + len - 1] is already mapped.