diff options
| author | Richard Sandiford <richard.sandiford@arm.com> | 2017-02-27 11:34:39 +0000 |
|---|---|---|
| committer | Richard Sandiford <richard.sandiford@arm.com> | 2017-02-27 11:34:39 +0000 |
| commit | 111ebbf920b1f112f24af4cda9102668201b1521 (patch) | |
| tree | e8511b80f30d3b8208d2036d96c177ee52c397f9 | |
| parent | 3843af67a2f91cad9aed14d2d27322c7c951ee85 (diff) | |
| download | gdb-111ebbf920b1f112f24af4cda9102668201b1521.zip gdb-111ebbf920b1f112f24af4cda9102668201b1521.tar.gz gdb-111ebbf920b1f112f24af4cda9102668201b1521.tar.bz2 | |
sve
[AArch64] Fix +sve documentation
The documentation entry for the SVE feature incorrectly said that
it was enabled by default for ARMv8-A or later. This patch fixes
that and also mentions that +sve implies +simd. (It also implies
+fp, but that follows by transitivity.)
gas/
* doc/c-aarch64.texi: Fix sve entry.
| -rw-r--r-- | gas/ChangeLog | 4 | ||||
| -rw-r--r-- | gas/doc/c-aarch64.texi | 4 |
2 files changed, 6 insertions, 2 deletions
diff --git a/gas/ChangeLog b/gas/ChangeLog index 2dd944d..02ecf37 100644 --- a/gas/ChangeLog +++ b/gas/ChangeLog @@ -1,3 +1,7 @@ +2017-02-27 Richard Sandiford <richard.sandiford@arm.com> + + * doc/c-aarch64.texi: Fix sve entry. + 2017-02-27 Szabolcs Nagy <szabolcs.nagy@arm.com> * config/tc-aarch64.c (aarch64_features): Add rcpc. diff --git a/gas/doc/c-aarch64.texi b/gas/doc/c-aarch64.texi index 618f300..59467c5 100644 --- a/gas/doc/c-aarch64.texi +++ b/gas/doc/c-aarch64.texi @@ -155,8 +155,8 @@ automatically cause those extensions to be disabled. @tab Enable ARMv8.1 Advanced SIMD extensions. This implies @code{simd}. @item @code{simd} @tab ARMv8-A @tab ARMv8-A or later @tab Enable Advanced SIMD extensions. This implies @code{fp}. -@item @code{sve} @tab ARMv8-A @tab ARMv8-A or later - @tab Enable the Scalable Vector Extensions. +@item @code{sve} @tab ARMv8-A @tab No + @tab Enable the Scalable Vector Extensions. This implies @code{simd}. @end multitable @node AArch64 Syntax |