diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2011-03-15 20:09:09 +0000 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2011-03-15 20:09:09 +0000 |
| commit | 9b7509d90051f21ad1af0f86c079ab3a35ae0c1e (patch) | |
| tree | edb5c7510b41c34e600c50dbba4a205871c85019 | |
| parent | bf416ccded1ee993deeefa59e390b2aedbdc0f1a (diff) | |
| download | gdb-9b7509d90051f21ad1af0f86c079ab3a35ae0c1e.zip gdb-9b7509d90051f21ad1af0f86c079ab3a35ae0c1e.tar.gz gdb-9b7509d90051f21ad1af0f86c079ab3a35ae0c1e.tar.bz2 | |
sim: bfin: handle V overflows in dsp mult insns
The current dsp mult handler does not take care of overflows and updating
the V ASTAT bit. So implement it.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
| -rw-r--r-- | sim/bfin/ChangeLog | 6 | ||||
| -rw-r--r-- | sim/bfin/bfin-sim.c | 16 |
2 files changed, 15 insertions, 7 deletions
diff --git a/sim/bfin/ChangeLog b/sim/bfin/ChangeLog index de73c41..d8cbc40 100644 --- a/sim/bfin/ChangeLog +++ b/sim/bfin/ChangeLog @@ -1,5 +1,11 @@ 2011-03-15 Robin Getz <robin.getz@analog.com> + * bfin-sim.c (decode_dsp32mult_0): Declare v_i0 and v_i1. Pass to + the extract_mult functions. Include these when updating the V, VS, + and V_COPY bits. + +2011-03-15 Robin Getz <robin.getz@analog.com> + * bfin-sim.c (astat_names): New global bit array. (decode_CC2stat_0): Delete local astat_name and astat_names. (decode_psedodbg_assert_0): Move hardcoded offset into a variable. diff --git a/sim/bfin/bfin-sim.c b/sim/bfin/bfin-sim.c index 8d2ee28..5df7340 100644 --- a/sim/bfin/bfin-sim.c +++ b/sim/bfin/bfin-sim.c @@ -3851,7 +3851,7 @@ decode_dsp32mult_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) int h01 = ((iw1 >> DSP32Mac_h01_bits) & DSP32Mac_h01_mask); bu32 res = DREG (dst); - bu32 sat0 = 0, sat1 = 0; + bu32 sat0 = 0, sat1 = 0, v_i0 = 0, v_i1 = 0; char _buf[128], *buf = _buf; int _MM = MM; @@ -3874,7 +3874,7 @@ decode_dsp32mult_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) if (w1) { bu64 r = decode_multfunc (cpu, h01, h11, src0, src1, mmod, MM, &sat1); - bu32 res1 = extract_mult (cpu, r, mmod, MM, P, NULL); + bu32 res1 = extract_mult (cpu, r, mmod, MM, P, &v_i1); buf += sprintf (buf, P ? "R%i" : "R%i.H", dst + P); buf += sprintf (buf, " = R%i.%c * R%i.%c", @@ -3902,7 +3902,7 @@ decode_dsp32mult_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) if (w0) { bu64 r = decode_multfunc (cpu, h00, h10, src0, src1, mmod, 0, &sat0); - bu32 res0 = extract_mult (cpu, r, mmod, 0, P, NULL); + bu32 res0 = extract_mult (cpu, r, mmod, 0, P, &v_i0); buf += sprintf (buf, P ? "R%i" : "R%i.L", dst); buf += sprintf (buf, " = R%i.%c * R%i.%c", @@ -3926,10 +3926,12 @@ decode_dsp32mult_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) if (w0 || w1) { - STORE (ASTATREG (v), sat0 | sat1); - STORE (ASTATREG (v_copy), sat0 | sat1); - if (sat0 | sat1) - STORE (ASTATREG (vs), 1); + bu32 v = sat0 | sat1 | v_i0 | v_i1; + + STORE (ASTATREG (v), v); + STORE (ASTATREG (v_copy), v); + if (v) + STORE (ASTATREG (vs), v); } } |