diff options
author | Michael Meissner <gnu@the-meissners.org> | 1997-05-12 21:16:26 +0000 |
---|---|---|
committer | Michael Meissner <gnu@the-meissners.org> | 1997-05-12 21:16:26 +0000 |
commit | d01082ada258543bf56389a205e0d0efb64c1661 (patch) | |
tree | d3d88cf82f297f1c3463d4876d817b723254083e | |
parent | 98b4161aeeb515e5fba109d8c7ce49491497485b (diff) | |
download | gdb-d01082ada258543bf56389a205e0d0efb64c1661.zip gdb-d01082ada258543bf56389a205e0d0efb64c1661.tar.gz gdb-d01082ada258543bf56389a205e0d0efb64c1661.tar.bz2 |
Fix ld/st tracing
-rw-r--r-- | sim/tic80/ChangeLog | 4 | ||||
-rw-r--r-- | sim/tic80/insns | 4 |
2 files changed, 6 insertions, 2 deletions
diff --git a/sim/tic80/ChangeLog b/sim/tic80/ChangeLog index 5752ea6..cbd7fcf 100644 --- a/sim/tic80/ChangeLog +++ b/sim/tic80/ChangeLog @@ -1,3 +1,7 @@ +Mon May 12 17:15:52 1997 Mike Meissner <meissner@cygnus.com> + + * insns (do_{ld,st}): Fix tracing for ld/st. + Mon May 12 11:12:24 1997 Andrew Cagney <cagney@b1.cygnus.com> * sim-calls.c (sim_stop_reason): Restore keep_running after a diff --git a/sim/tic80/insns b/sim/tic80/insns index d924005..f057f1c 100644 --- a/sim/tic80/insns +++ b/sim/tic80/insns @@ -671,7 +671,7 @@ void::function::do_ld:int Dest, unsigned32 Base, unsigned32 *rBase, int m , int addr = -1; engine_error (SD, CPU, cia, "ld - invalid sz %d", sz); } - TRACE_LD (MY_INDEX, m, S, GPR(Dest), Base, Offset); + TRACE_LD (MY_INDEX, GPR(Dest), m, S, Base, Offset); 31.Dest,26.Base,21.0b0100,17.m,16.sz,14.SignedOffset::::ld i do_ld (_SD, Dest, rBase, &GPR(Base), m, sz, 0, vSignedOffset); 31.Dest,26.Base,21.0b110100,15.m,14.sz,12.0,11.S,10.0,9./,4.IndOff::::ld r @@ -932,7 +932,7 @@ void::function::do_st:int Source, unsigned32 Base, unsigned32 *rBase, int m , in } if (m) *rBase = addr; - TRACE_ST (MY_INDEX, m, S, Source, Base, Offset); + TRACE_ST (MY_INDEX, Source, m, S, Base, Offset); 31.Source,26.Base,21.0b0110,17.m,16.sz,14.SignedOffset::::st i do_st (_SD, Source, rBase, &GPR(Base), m, sz, 0, vSignedOffset); 31.Source,26.Base,21.0b110110,15.m,14.sz,12.0,11.S,10.0,9./,4.IndOff::::st r |