aboutsummaryrefslogtreecommitdiff
path: root/.cvsignore
diff options
context:
space:
mode:
authorJan Beulich <jbeulich@novell.com>2017-02-28 10:53:35 +0100
committerJan Beulich <jbeulich@suse.com>2017-02-28 10:53:35 +0100
commit15c7c1d8a535000e94ed36f4259d0ede32001408 (patch)
treef7cb2504df939990ac7118de6862d57590ca591c /.cvsignore
parent4ef97a1b459849ad190244c36b36d45bdd078030 (diff)
downloadgdb-15c7c1d8a535000e94ed36f4259d0ede32001408.zip
gdb-15c7c1d8a535000e94ed36f4259d0ede32001408.tar.gz
gdb-15c7c1d8a535000e94ed36f4259d0ede32001408.tar.bz2
x86: fix handling of 64-bit operand size VPCMPESTR{I,M}
Just like REX.W affects operand size of the implicit rAX/rDX inputs to PCMPESTR{I,M}, VEX.W does for VPCMPESTR{I,M}. Allow Q or L suffixes on the instructions. Similarly the disassembler needs to be adjusted to no longer require VEX.W to be zero for the instructions to be valid, and to emit proper suffixes. Note, however, that this doesn't address the problem of there being no way to control (at least) {,E}VEX.W for 32- or 16-bit code. Nor does it address the problem of the many WIG instructions not getting properly disassembled when VEX.W=1.
Diffstat (limited to '.cvsignore')
0 files changed, 0 insertions, 0 deletions