1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/* { dg-do compile { target { powerpc*-*-* } } } */
/* { dg-skip-if "" { powerpc*-*-darwin* } } */
/* { dg-require-effective-target powerpc_p8vector_ok } */
/* { dg-skip-if "do not override -mcpu" { powerpc*-*-* } { "-mcpu=*" } { "-mcpu=power8" } } */
/* { dg-options "-mcpu=power8 -O3 -ftree-vectorize -fvect-cost-model=dynamic" } */
#include <altivec.h>
typedef vector long long vll_sign;
typedef vector unsigned long long vll_uns;
typedef vector bool long long vll_bool;
typedef vector int vi_sign;
typedef vector unsigned int vi_uns;
typedef vector bool int vi_bool;
typedef vector short vs_sign;
typedef vector unsigned short vs_uns;
typedef vector bool short vs_bool;
typedef vector signed char vc_sign;
typedef vector unsigned char vc_uns;
typedef vector bool char vc_bool;
vi_sign vi_pack_1 (vll_sign a, vll_sign b)
{
return __builtin_altivec_vpkudum (a, b);
}
vi_sign vi_pack_2 (vll_sign a, vll_sign b)
{
return vec_pack (a, b);
}
vi_sign vi_pack_3 (vll_sign a, vll_sign b)
{
return vec_vpkudum (a, b);
}
vs_sign vs_pack_1 (vi_sign a, vi_sign b)
{
return __builtin_altivec_vpkuwum (a, b);
}
vs_sign vs_pack_2 (vi_sign a, vi_sign b)
{
return vec_pack (a, b);
}
vs_sign vs_pack_3 (vi_sign a, vi_sign b)
{
return vec_vpkuwum (a, b);
}
vc_sign vc_pack_1 (vs_sign a, vs_sign b)
{
return __builtin_altivec_vpkuhum (a, b);
}
vc_sign vc_pack_2 (vs_sign a, vs_sign b)
{
return vec_pack (a, b);
}
vc_sign vc_pack_3 (vs_sign a, vs_sign b)
{
return vec_vpkuhum (a, b);
}
vll_sign vll_unpack_hi_1 (vi_sign a)
{
return __builtin_altivec_vupkhsw (a);
}
vll_sign vll_unpack_hi_2 (vi_sign a)
{
return vec_unpackh (a);
}
vll_sign vll_unpack_hi_3 (vi_sign a)
{
return __builtin_vec_vupkhsw (a);
}
vll_sign vll_unpack_lo_1 (vi_sign a)
{
return vec_vupklsw (a);
}
vll_sign vll_unpack_lo_2 (vi_sign a)
{
return vec_unpackl (a);
}
vll_sign vll_unpack_lo_3 (vi_sign a)
{
return vec_vupklsw (a);
}
/* { dg-final { scan-assembler-times "vpkudum" 3 } } */
/* { dg-final { scan-assembler-times "vpkuwum" 3 } } */
/* { dg-final { scan-assembler-times "vpkuhum" 3 } } */
/* { dg-final { scan-assembler-times "vupklsw" 3 } } */
/* { dg-final { scan-assembler-times "vupkhsw" 3 } } */
|
